Testing carry logic modules of SRAM-based FPGAs

被引：3
|
作者：
Sun, XL [1 ]
Xu, J [1 ]
Trouborst, P [1 ]
机构：
[1] Univ Alberta, Dept Elect & Comp Engn, Edmonton, AB T6G 2G7, Canada
来源：
2001 IEEE INTERNATIONAL WORKSHOP ON MEMORY TECHNOLOGY, DESIGN AND TESTING, PROCEEDINGS | 2001年
关键词：
D O I：
10.1109/MTDT.2001.945235
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
The carry logic module (CLM) is an integral part of a configurable logic block (CLB) in a Xilinx XC4000 field programmable gate array (FPGA). This paper addresses the testing issues of a CLM for the first time. The integrity of a CLM is validated by, the integrity of fill its components. It has been found that the minimum numbers of CLM test configurations (TCs) under single stuck-at, multiple stuck-at, and universal fault models are six, seven and eight respectively. A set of selection criteria was proposed to obtain the "best" of eight TCs, each contains a subset of six and seven TCs for the two stuck-at fault models. These CLM TCs can be extended to include the test of the whole CLB.
引用
收藏
页码：91 / 98
页数：8
相关论文
共 50 条
  • [21] SRAM-BASED FPGAS EASE PCMCIA DESIGN
    FAWCETT, B
    ELECTRONIC DESIGN, 1995, 43 (21) : 114 - &
  • [22] Power optimization techniques for SRAM-based FPGAs
    Mondal, Somsubhra
    Memik, Seda Ogrenci
    2006 INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS, PROCEEDINGS, 2006, : 959 - +
  • [23] Fast testable design for SRAM-based FPGAs
    Doumar, A
    Ohmameuda, T
    Ito, H
    IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2000, E83D (05): : 1116 - 1127
  • [24] Fast testable design for SRAM-based FPGAs
    Doumar, Abderrahim, 2000, IEICE of Japan, Tokyo, Japan (E83-D)
  • [25] On the evaluation of SEU sensitiveness in SRAM-based FPGAs
    Bernardi, P
    Reorda, MS
    Sterpone, L
    Violante, M
    10TH IEEE INTERNATIONAL ON-LINE TESTING SYMPOSIUM, PROCEEDINGS, 2004, : 115 - 120
  • [26] SEU Recovery Mechanism for SRAM-Based FPGAs
    Legat, Uros
    Biasizzo, Anton
    Novak, Franc
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2012, 59 (05) : 2562 - 2571
  • [27] On the Static Cross Section of SRAM-based FPGAs
    Manuzzato, A.
    Gerardin, S.
    Paccagnella, A.
    Sterpone, L.
    Violante, M.
    NSRE: 2008 IEEE RADIATION EFFECTS DATA WORKSHOP, WORKSHOP RECORD, 2008, : 94 - +
  • [28] A fault injection tool for SRAM-based FPGAs
    Alderighi, M
    D'Angelo, S
    Mancini, M
    Sechi, GR
    9TH IEEE INTERNATIONAL ON-LINE TESTING SYMPOSIUM, PROCEEDINGS, 2003, : 129 - 133
  • [29] Analyzing SEU effects in SRAM-based FPGAs
    Violante, M
    Ceschia, M
    Reorda, MS
    Paccagnella, A
    Bernardi, P
    Rebaudengo, M
    Bortolato, D
    Bellato, M
    Zambolin, P
    Candelori, A
    9TH IEEE INTERNATIONAL ON-LINE TESTING SYMPOSIUM, PROCEEDINGS, 2003, : 119 - 123
  • [30] A structural test methodology for SRAM-Based FPGAs
    Renovell, M
    15TH SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN, PROCEEDINGS, 2002, : 385 - 385
12345