Efficient Implementation of Neural Network Deinterlacing

被引:3
|
作者
Seo, Guiwon [1 ]
Choi, Hyunsoo [1 ]
Lee, Chulhee [1 ]
机构
[1] Yonsei Univ, Dept Elect & Elect Engn, Seoul 120749, South Korea
关键词
neural networks; deinterlacing; HW implementation; polynomial approximation;
D O I
10.1117/12.810571
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
Interlaced scanning has been widely used in most broadcasting systems. However, there are some undesirable artifacts such as jagged patterns, flickering, and line twitters. Moreover, most recent TV monitors utilize flat panel display technologies such as LCD or PDP monitors and these monitors require progressive formats. Consequently, the conversion of interlaced video into progressive video is required in many applications and a number of deinterlacing methods have been proposed. Recently deinterlacing methods based on neural network have been proposed with good results. On the other hand, with high resolution video contents such as HDTV, the amount of video data to be processed is very large. As a result, the processing time and hardware complexity become an important issue. In this paper, we propose an efficient implementation of neural network deinterlacing using polynomial approximation of the sigmoid function. Experimental results show that these approximations provide equivalent performance with a considerable reduction of complexity. This implementation of neural network deinterlacing can be efficiently incorporated in HW implementation.
引用
下载
收藏
页数:8
相关论文
共 50 条
  • [41] Neural network implementation on a FPGA
    Chen, YJ
    du Plessis, WP
    2002 IEEE AFRICON, VOLS 1 AND 2: ELECTROTECHNOLOGICAL SERVICES FOR AFRICA, 2002, : 337 - 342
  • [42] A neural network FPGA implementation
    Coric, S
    Latinovic, I
    Pavasovic, A
    NEUREL 2000: PROCEEDINGS OF THE 5TH SEMINAR ON NEURAL NETWORK APPLICATIONS IN ELECTRICAL ENGINEERING, 2000, : 117 - 120
  • [43] Fast neural network implementation
    Skrbek, Miroslav
    Neural Network World, 1999, 9 (05): : 375 - 391
  • [44] Analog Implementation of Neural Network
    Desai, Vraj
    Darji, Pallavi G.
    SOFT COMPUTING AND ITS ENGINEERING APPLICATIONS, ICSOFTCOMP 2022, 2023, 1788 : 111 - 122
  • [45] An Energy-Efficient Bayesian Neural Network Implementation Using Stochastic Computing Method
    Jia, Xiaotao
    Gu, Huiyi
    Liu, Yuhao
    Yang, Jianlei
    Wang, Xueyan
    Pan, Weitao
    Zhang, Youguang
    Cotofana, Sorin
    Zhao, Weisheng
    IEEE TRANSACTIONS ON NEURAL NETWORKS AND LEARNING SYSTEMS, 2024, 35 (09) : 12913 - 12923
  • [46] An Area-Efficient Implementation of Recurrent Neural Network Core for Unsupervised Anomaly Detection
    Sakuma, Takuya
    Matsutani, Hiroki
    2020 IEEE COOL CHIPS 23: IEEE SYMPOSIUM ON LOW-POWER AND HIGH-SPEED CHIPS AND SYSTEMS, 2020,
  • [47] WINNER: a high speed high energy efficient Neural Network implementation for image classification
    Antonietta, Simone Domenico
    Coluccio, Andrea
    Turvani, Giovanna
    Vacca, Marco
    Graziano, Mariagrazia
    Zamboni, Maurizio
    2019 26TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS (ICECS), 2019, : 29 - 32
  • [48] Fast and efficient implementation of image filtering using a side window convolutional neural network
    Yin, Hui
    Gong, Yuanhao
    Qiu, Guoping
    SIGNAL PROCESSING, 2020, 176
  • [49] Motion Adaptive Deinterlacing with Modular Neural Networks
    Choi, Hyunsoo
    Lee, Chulhee
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS FOR VIDEO TECHNOLOGY, 2011, 21 (06) : 844 - 849
  • [50] A Bayesian network-based deinterlacing scheme
    Jeon, Gwanggil
    Choi, Hyojoon
    Kim, Donghyung
    Lee, Joohyun
    Jeong, Jechang
    2008 DIGEST OF TECHNICAL PAPERS INTERNATIONAL CONFERENCE ON CONSUMER ELECTRONICS, 2008, : 15 - +