A 0.6-V Low-Power Variable-Gain LNA in 0.18-μm CMOS Technology

被引：18
|
作者：
Hsieh, Jian-Yu [1 ]
Lin, Kuei-Yu [1 ]
机构：
[1] Natl Ilan Univ, Dept Elect Engn, Yilan 260, Taiwan
来源：
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS | 2020年 / 67卷 / 01期
关键词：
LNA; CMOS; variable gain; high linearity; low power consumption; LOW-NOISE AMPLIFIER;
D O I：
10.1109/TCSII.2019.2902301
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
A 0.6-V low-power variable-gain low-noise amplifier by using 0.18-mu m CMOS process has been proposed. By using a tunable negative-feedback capacitor technology, variable gain can be achieved. Moreover, forward body biasing, input feedback capacitor, current-reuse and multiple-gate topologies are utilized for realizing low power consumption, small chip area, and high linearity. The measured results show the power gain and input third-order intercept point ranges from 4 dB to 10 dB and 0 dBm, respectively at 2.8 GHz. The power consumption is 0.6 mW.
引用
收藏
页码：23 / 26
页数：4
相关论文
共 50 条
  • [41] A 0.6 V Low-Power Wide-Range Delay-Locked Loop in 0.18 μm CMOS
    Lu, Chung-Ting
    Hsieh, Hsieh-Hung
    Lu, Liang-Hung
    IEEE MICROWAVE AND WIRELESS COMPONENTS LETTERS, 2009, 19 (10) : 662 - 664
  • [42] A low-power 75dB digitally programmable CMOS variable-gain amplifier
    Rahmatian, Behnoosh
    Mirabbasi, Shahriar
    2007 CANADIAN CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING, VOLS 1-3, 2007, : 522 - 525
  • [43] A 5.8-GHz LNA with image rejection and gain control based on 0.18-μm CMOS
    Kim, JP
    Oh, YH
    Choi, JY
    Lee, SG
    MICROWAVE AND OPTICAL TECHNOLOGY LETTERS, 2003, 38 (06) : 477 - 480
  • [44] A low power folded mixer for UWB system applications in 0.18-μm CMOS technology
    Chang, Fong-Cheng
    Juang, Ping-Cheng
    Chao, Shih-Fong
    Wang, Huei
    IEEE MICROWAVE AND WIRELESS COMPONENTS LETTERS, 2007, 17 (05) : 367 - 369
  • [45] A 0.5-v 1.9-GHz low-power phase-locked loop in 0.18-μm CMOS
    Hsieh, Hsieh-Hung
    Lu, Chung-Ting
    Lu, Liang-Hung
    2007 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS, 2007, : 164 - 165
  • [46] Low-power full-band UWB active pulse shaping circuit using 0.18-μm CMOS technology
    Wong, King Wall
    Karri, Satyanarayana Reddy
    Zheng, Yuanjin
    2006 IEEE RADIO FREQUENCY INTEGRATED CIRCUITS (RFIC) SYMPOSIUM, DIGEST OF PAPERS, 2006, : 561 - +
  • [47] Low-power full-band UWB active pulse shaping circuit using 0.18-μm CMOS technology
    Wong, King Wah
    Karri, Satyanarayana Reddy
    Zheng, Yuanjin
    2006 IEEE RADIO FREQUENCY INTEGRATED CIRCUITS SYMPOSIUM, 2006, : 510 - 513
  • [48] A Low-Power Area-Efficient SRAM with Enhanced Read Stability in 0.18-μm CMOS
    Gong, Cihun-Siyong Alex
    Hong, Ci-Tong
    Yao, Kai-Wen
    Shiue, Muh-Tian
    2008 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS (APCCAS 2008), VOLS 1-4, 2008, : 729 - 732
  • [49] A 5.7-GHz low-power and high-gain 0.18-μm CMOS double-balanced mixer for WLAN
    Liao, C. -H
    Chu, Y. -K.
    Huang, D. -R.
    Chuang, H. -R.
    2005 EUROPEAN CONFERENCE ON WIRELESS TECHNOLOGIES (ECWT), CONFERENCE PROCEEDINGS, 2005, : 265 - 267
  • [50] A high-speed and low-power voltage controlled oscillator in 0.18-μm CMOS process
    Oskooei, Mostafa Savadi
    Afzali-Kusha, Ali
    Atarodi, S. M.
    2007 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, 2007, : 933 - +
12345