A 0.6-V Low-Power Variable-Gain LNA in 0.18-μm CMOS Technology

被引：20

作者：

Hsieh, Jian-Yu ^{[1
]}

Lin, Kuei-Yu ^{[1
]}

机构：

[1] Natl Ilan Univ, Dept Elect Engn, Yilan 260, Taiwan

来源：

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS | 2020年 / 67卷 / 01期

关键词：

LNA; CMOS; variable gain; high linearity; low power consumption; LOW-NOISE AMPLIFIER;

D O I：

10.1109/TCSII.2019.2902301

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

A 0.6-V low-power variable-gain low-noise amplifier by using 0.18-mu m CMOS process has been proposed. By using a tunable negative-feedback capacitor technology, variable gain can be achieved. Moreover, forward body biasing, input feedback capacitor, current-reuse and multiple-gate topologies are utilized for realizing low power consumption, small chip area, and high linearity. The measured results show the power gain and input third-order intercept point ranges from 4 dB to 10 dB and 0 dBm, respectively at 2.8 GHz. The power consumption is 0.6 mW.

引用

页码：23 / 26

页数：4

共 50 条

[31] A low power high gain UWB LNA in 0.18-mu m CMOS
Cai Li
Fu Zhongqian
Huang Lu
JOURNAL OF SEMICONDUCTORS, 2009, 30 (11)
[32] Design of low-noise, low-power 10-GHz VCO using 0.18-μm CMOS technology
Ohhata, K
Harasawa, K
Honda, M
Yamashita, K
IEICE TRANSACTIONS ON ELECTRONICS, 2006, E89C (02) : 203 - 205
[33] A Novel Distributed Amplifier With High Gain, Low Noise, and High Output Power in 0.18-μm CMOS Technology
Kao, Jui-Chih
Chen, Ping
Huang, Pin-Cheng
Wang, Huei
IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, 2013, 61 (04) : 1533 - 1542
[34] A Low-Power 60GHz Receiver Front-End with a Variable-Gain LNA in SiGe BiCMOS Technology
Sun, Yaoming
Scheytt, Christoph J.
2010 IEEE BIPOLAR/BICMOS CIRCUITS AND TECHNOLOGY MEETING (BCTM), 2010, : 192 - 195
[35] A low-voltage low-power programmable fractional PLL in 0.18-μm CMOS process
Zhang, M.
Haider, M. R.
Islam, S. K.
Vijayaraghavan, R.
Islam, A. B.
ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2010, 65 (01) : 33 - 42
[36] An Inductorless Variable-Gain Transimpedance Amplifier Design for 4GHz Optical Communication using 0.18-μm CMOS
Samuel, Lee Bai Song
Sern, Tan Yung
Kumar, Thangarasu Bharatha
Seng, Yeo Kiat
PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON COMPUTER NETWORKS AND COMMUNICATION TECHNOLOGY (CNCT 2016), 2016, 54 : 221 - 230
[37] A low-voltage low-power programmable fractional PLL in 0.18-μm CMOS process
M. Zhang
M. R. Haider
S. K. Islam
R. Vijayaraghavan
A. B. Islam
Analog Integrated Circuits and Signal Processing, 2010, 65 : 33 - 42
[38] A low-voltage low-power digital-audio ΣΔ modulator in 0.18-μm CMOS
Gu, JY
Ahmadi, M
Miller, WC
VLSI'03: PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON VLSI, 2003, : 79 - 82
[39] A low-power and compact sigma-delta voice-band codec in a 0.18-μm CMOS technology
Ho, Daniel Quoc-Dang
Chang, Chinchi
Rathore, Jeetin
D'Souza, Lewelyn
Swei, Yuwen
Chen, Kuan-Dar
Lin, Jyhfong
2006 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION, AND TEST (VLSI-DAT), PROCEEDINGS OF TECHNICAL PAPERS, 2006, : 8 - +
[40] Low-power programmable gain CMOS distributed LNA
Zhang, Frank
Kinget, Peter R.
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2006, 41 (06) : 1333 - 1343

← 1 2 3 4 5 →