Analysis of Reliability Test Results for CMDS LSI and VLSI Circuits

被引：0
|
作者：
Petrukhin, B. P. [1 ]
Shavykin, N. A. [1 ]
机构：
[1] Russian Acad Sci, Trapeznikov Inst Control Sci, Moscow, Russia
来源：
AUTOMATION AND REMOTE CONTROL | 2011年 / 72卷 / 02期
关键词：
Cyclone; Failure Rate; Remote Control; Crystal Temperature; VLSI Circuit;
D O I：
10.1134/S0005117911020226
中图分类号：
TP [自动化技术、计算机技术];
学科分类号：
0812 ;
摘要：
The reliability test results for CMDS LSI and VLSI circuits manufactured by Xilinx and Altera are analyzed. Upper estimates of failure rate with confidence probability P = 0.9 are obtained for all types of digital chips supplied by these companies.
引用
收藏
页码：449 / 455
页数：7
相关论文
共 50 条
  • [41] EASILY TESTABLE VLSI-CIRCUITS - DESIGN AND TEST PRINCIPLES
    MUCHA, J
    NACHRICHTENTECHNISCHE ZEITSCHRIFT, 1979, 32 (07): : 442 - 447
  • [42] Test generation for VLSI circuits from testability profile distribution
    Farhat, H
    COMPUTER APPLICATIONS IN INDUSTRY AND ENGINEERING, 2001, : 201 - 204
  • [43] System level test generation and fault simulation for VLSI circuits
    Ma, YH
    Sun, YH
    Chen, HY
    1996 2ND INTERNATIONAL CONFERENCE ON ASIC, PROCEEDINGS, 1996, : 396 - 399
  • [44] TEST OF SINGLE FAULT-TOLERANT CONTROLLERS IN VLSI CIRCUITS
    LEVEUGLE, R
    VLSI 93, 1994, 42 : 123 - 132
  • [45] A deterministic BIST scheme for test time reduction in VLSI circuits
    Solana, JA
    VLSI CIRCUITS AND SYSTEMS II, PTS 1 AND 2, 2005, 5837 : 1086 - 1097
  • [46] TEST PATTERN GENERATION FOR LOGIC CROSSTALK FAULTS IN VLSI CIRCUITS
    RUBIO, A
    SAINZ, JA
    KINOSHITA, K
    IEE PROCEEDINGS-G CIRCUITS DEVICES AND SYSTEMS, 1991, 138 (02): : 179 - 181
  • [47] GENERATING TEST PATTERNS FOR VLSI CIRCUITS USING A GENETIC ALGORITHM
    ODARE, MJ
    ARSLAN, T
    ELECTRONICS LETTERS, 1994, 30 (10) : 778 - 779
  • [48] Delay analysis of UDSM CMOS VLSI circuits
    Samanta, Jagannath
    De, Bishnu Prasad
    INTERNATIONAL CONFERENCE ON COMMUNICATION TECHNOLOGY AND SYSTEM DESIGN 2011, 2012, 30 : 135 - 143
  • [49] PROBABILISTIC ANALYSIS OF SOFT ERRORS IN VLSI CIRCUITS
    BREWSTER, SA
    LANG, JH
    PROCEEDINGS OF THE 22ND CONFERENCE ON INFORMATION SCIENCES AND SYSTEMS, VOLS 1 & 2, 1988, : 714 - 719
  • [50] Scaling analysis of interconnectivity and crosstalk in VLSI circuits
    Zheng, LR
    Tenhunnen, H
    ELECTRICAL PERFORMANCE OF ELECTRONIC PACKAGING, 1998, : 124 - 127
12345