OUT-OF-ORDER EXECUTION AND STRUCTURAL EQUIVALENCE OF SIMULATION MODELS

被引:1
|
作者
Bergen-Hill, Tobin A. [1 ]
Page, Ernest H. [1 ]
机构
[1] Mitre Corp, Mclean, VA 22102 USA
关键词
D O I
10.1109/WSC.2010.5679140
中图分类号
TP39 [计算机的应用];
学科分类号
081203 ; 0835 ;
摘要
This paper revisits a technique for determining structural equivalence between simulation models. Specifically brought under scrutiny are the restrictions for applying a rule that expands a compound event vertex when converting a simulation graph model (SGM) into an extended SGM. By checking for inter-dependencies of state variables within the vertex, one can ensure that the logical structure of the original model is preserved during expansion, allowing for "out-of-order" execution of events - thus permitting a greater class of models to be deemed structurally (and behaviorally) equivalent. An example is provided of establishing structural equivalence between two discrete event simulations derived from the same model, which benefits from the revised expansion rule.
引用
收藏
页码:466 / 478
页数:13
相关论文
共 50 条
  • [41] A 600MHz superscalar RISC microprocessor with out-of-order execution
    Gieseke, BA
    Allmon, RL
    Bailey, DW
    Benschneider, BJ
    Britton, SM
    Clouser, JD
    Fair, HR
    Farrell, JA
    Gowan, MK
    Houghton, CL
    Keller, JB
    Lee, TH
    Leibholz, DL
    Lowell, SC
    Matson, MD
    Matthew, RJ
    Peng, V
    Quinn, MD
    Priore, DA
    Smith, MJ
    Wilcox, KE
    1997 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE - DIGEST OF TECHNICAL PAPERS, 1997, 40 : 176 - 177
  • [42] Issue logic for a 600-MHz out-of-order execution microprocessor
    Farrell, JA
    Fischer, TC
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1998, 33 (05) : 707 - 712
  • [43] CHECKPOINT REPAIR FOR HIGH-PERFORMANCE OUT-OF-ORDER EXECUTION MACHINES
    HWU, WMW
    PATT, YN
    IEEE TRANSACTIONS ON COMPUTERS, 1987, 36 (12) : 1496 - 1514
  • [44] Repurposing GPU Microarchitectures with Light-Weight Out-Of-Order Execution
    Iliakis, Konstantinos
    Xydis, Sotirios
    Soudris, Dimitrios
    IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 2022, 33 (02) : 388 - 402
  • [45] Streamlining long latency instructions for seamlessly combined out-of-order and in-order execution
    Wang, Hui
    Sangireddy, Rama
    MICROPROCESSORS AND MICROSYSTEMS, 2008, 32 (07) : 375 - 385
  • [46] Fast out-of-order processor simulation using memoization
    Schnarr, E
    Larus, JR
    ACM SIGPLAN NOTICES, 1998, 33 (11) : 283 - 294
  • [47] CG-OoO: Energy-Efficient Coarse-Grain Out-of-Order Execution Near In-Order Energy with Near Out-of-Order Performance
    Mohammadi, Milad
    Aamodt, Tor M.
    Dally, William J.
    ACM TRANSACTIONS ON ARCHITECTURE AND CODE OPTIMIZATION, 2017, 14 (04)
  • [48] FORESHADOW: Extracting the Keys to the Intel SGX Kingdom with Transient Out-of-Order Execution
    Van Bulck, Jo
    Minkin, Marina
    Weisse, Ofir
    Genkin, Daniel
    Kasikci, Baris
    Piessens, Frank
    Silberstein, Mark
    Wenisch, Thomas F.
    Yarom, Yuval
    Strackx, Raoul
    PROCEEDINGS OF THE 27TH USENIX SECURITY SYMPOSIUM, 2018, : 991 - 1008
  • [49] BOLT: Energy-Efficient Out-of-Order Latency-Tolerant Execution
    Hilton, Andrew
    Roth, Amir
    HPCA-16 2010: SIXTEENTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE, PROCEEDINGS, 2010, : 343 - 354
  • [50] Formal design verification for correctness of pipelined microprocessors with out-of-order instruction execution
    Takenaka, T
    Kitamichi, J
    Higashino, T
    Taniguchi, K
    PROCEEDINGS OF ASP-DAC '99: ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 1999, 1999, : 177 - 180