OUT-OF-ORDER EXECUTION AND STRUCTURAL EQUIVALENCE OF SIMULATION MODELS

被引:1
|
作者
Bergen-Hill, Tobin A. [1 ]
Page, Ernest H. [1 ]
机构
[1] Mitre Corp, Mclean, VA 22102 USA
关键词
D O I
10.1109/WSC.2010.5679140
中图分类号
TP39 [计算机的应用];
学科分类号
081203 ; 0835 ;
摘要
This paper revisits a technique for determining structural equivalence between simulation models. Specifically brought under scrutiny are the restrictions for applying a rule that expands a compound event vertex when converting a simulation graph model (SGM) into an extended SGM. By checking for inter-dependencies of state variables within the vertex, one can ensure that the logical structure of the original model is preserved during expansion, allowing for "out-of-order" execution of events - thus permitting a greater class of models to be deemed structurally (and behaviorally) equivalent. An example is provided of establishing structural equivalence between two discrete event simulations derived from the same model, which benefits from the revised expansion rule.
引用
收藏
页码:466 / 478
页数:13
相关论文
共 50 条
  • [31] Evaluation and Tradeoffs for Out-of-Order Execution on Reconfigurable Heterogeneous MPSoC
    Guo, Qi
    Li, Xi
    Wang, Chao
    Zhou, Xuehai
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2016, 24 (01) : 79 - 91
  • [32] Fast and Precise Cache Performance Estimation for Out-Of-Order Execution
    Douma, Roeland J.
    Altmeyer, Sebastian
    Pimentel, Andy D.
    2015 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE), 2015, : 1132 - 1137
  • [33] Evaluation of Speculation in Out-of-Order Execution of Synchronous Dataflow Networks
    Daniel Baudisch
    Klaus Schneider
    International Journal of Parallel Programming, 2015, 43 : 86 - 129
  • [34] The Alpha 21264: A 500 MHz out-of-order execution microprocessor
    Leibholz, D
    Razdan, R
    IEEE COMPCON 97, PROCEEDINGS, 1997, : 28 - 36
  • [35] Student Research Poster: Software Out-of-Order Execution for In-Order Architectures
    Tran, Kim-Anh
    2016 INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURE AND COMPILATION TECHNIQUES (PACT), 2016, : 458 - 458
  • [36] Out-of-Order Parallel Simulation for ESL Design
    Chen, Weiwei
    Han, Xu
    Domer, Rainer
    DESIGN, AUTOMATION & TEST IN EUROPE (DATE 2012), 2012, : 141 - 146
  • [37] Can out-of-order instruction execution in multiprocessors be made sequentially consistent?
    Higham, L
    Kawash, J
    NETWORK AND PARALLEL COMPUTING, PROCEEDINGS, 2005, 3779 : 261 - 265
  • [38] Issue logic for a 600-MHz out-of-order execution microprocessor
    Digital Equipment Corp, Hudson, United States
    IEEE J Solid State Circuits, 5 (707-712):
  • [39] Critical Path Based Microarchitectural Bottleneck Analysis for Out-of-Order Execution
    Tanimoto, Teruo
    Ono, Takatsugu
    Inoue, Koji
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2019, E102A (06) : 758 - 766
  • [40] Verification of an advanced Mips-type out-of-order execution algorithm
    Arons, T
    COMPUTER AIDED VERIFICATION, 2004, 3114 : 414 - 426