OUT-OF-ORDER EXECUTION AND STRUCTURAL EQUIVALENCE OF SIMULATION MODELS

被引:1
|
作者
Bergen-Hill, Tobin A. [1 ]
Page, Ernest H. [1 ]
机构
[1] Mitre Corp, Mclean, VA 22102 USA
关键词
D O I
10.1109/WSC.2010.5679140
中图分类号
TP39 [计算机的应用];
学科分类号
081203 ; 0835 ;
摘要
This paper revisits a technique for determining structural equivalence between simulation models. Specifically brought under scrutiny are the restrictions for applying a rule that expands a compound event vertex when converting a simulation graph model (SGM) into an extended SGM. By checking for inter-dependencies of state variables within the vertex, one can ensure that the logical structure of the original model is preserved during expansion, allowing for "out-of-order" execution of events - thus permitting a greater class of models to be deemed structurally (and behaviorally) equivalent. An example is provided of establishing structural equivalence between two discrete event simulations derived from the same model, which benefits from the revised expansion rule.
引用
收藏
页码:466 / 478
页数:13
相关论文
共 50 条
  • [21] Fast and accurate MPSoC virtual platform simulation with parallel out-of-order execution approach
    Yeh, Yu-Fu
    Lin, Shu-Yen
    Huang, Chung-Yang
    JOURNAL OF THE CHINESE INSTITUTE OF ENGINEERS, 2016, 39 (08) : 977 - 985
  • [22] Out-of-Order Parallel Discrete Event Simulation for Transaction Level Models
    Chen, Weiwei
    Han, Xu
    Chang, Che-Wei
    Liu, Guantao
    Doemer, Rainer
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2014, 33 (12) : 1859 - 1872
  • [23] Computing Execution Times With Execution Decision Diagrams in the Presence of Out-of-Order Resources
    Bai, Zhenyu
    Casse, Hugues
    Carle, Thomas
    Rochange, Christine
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2023, 42 (11) : 3665 - 3678
  • [24] HAWS: Accelerating GPU Wavefront Execution through Selective Out-of-order Execution
    Gong, Xun
    Gong, Xiang
    Yu, Leiming
    Kaeli, David
    ACM TRANSACTIONS ON ARCHITECTURE AND CODE OPTIMIZATION, 2019, 16 (02)
  • [25] Improving branch prediction and predicated execution in out-of-order processors
    Quinones, Eduardo
    Parcerisa, Joan-Manuel
    Gonzalez, Antonio
    THIRTEENTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE, PROCEEDINGS, 2007, : 75 - +
  • [26] Format verification of out-of-order execution using incremental flushing
    Skakkebæk, JU
    Jones, RB
    Dill, DL
    COMPUTER AIDED VERIFICATION, 1998, 1427 : 98 - 109
  • [27] Evaluation of Speculation in Out-of-Order Execution of Synchronous Dataflow Networks
    Baudisch, Daniel
    Schneider, Klaus
    INTERNATIONAL JOURNAL OF PARALLEL PROGRAMMING, 2015, 43 (01) : 86 - 129
  • [28] Out-Of-Order Execution of Synchronous Data-Flow Networks
    Baudisch, Daniel
    Brandt, Jens
    Schneider, Klaus
    2012 INTERNATIONAL CONFERENCE ON EMBEDDED COMPUTER SYSTEMS (SAMOS): ARCHITECTURES, MODELING AND SIMULATION, 2012, : 168 - 175
  • [29] Fluid Pipelines: Elastic Circuitry meets Out-of-Order Execution
    Possignolo, Rafael Trapani
    Ebrahimi, Elnaz
    Skinner, Haven
    Renau, Jose
    PROCEEDINGS OF THE 34TH IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), 2016, : 233 - 240
  • [30] Issue logic for a 600 MHz out-of-order execution microprocessor
    Farrell, JA
    Fischer, TC
    1997 SYMPOSIUM ON VLSI CIRCUITS: DIGEST OF TECHNICAL PAPERS, 1997, : 11 - 12