Assessment of through-silicon-vias with different configurations of ground vias and accounting for substrate losses

被引:1
|
作者
Rodriguez-Velasquez, Yojanes [1 ]
Murphy-Arteaga, Roberto S. [1 ]
Torres-Torres, Reydezel [1 ]
机构
[1] Inst Nacl Astrofis Opt & Electr, Elect Dept, Puebla 72840, Mexico
关键词
EM modelling; equivalent circuit; impedance; S-parameters; through-silicon via; COMPUTATIONAL ELECTROMAGNETICS CEM; SELECTIVE VALIDATION FSV; FINE-PITCH; NANOSCALE; MODEL; TSVS;
D O I
10.1002/mmce.22811
中图分类号
TP39 [计算机的应用];
学科分类号
081203 ; 0835 ;
摘要
This article presents an S-parameter based equivalent circuit implementation for performing CAD-oriented RF simulations of through-silicon-vias (TSVs) in SPICE. In this regard, the accurate representation of TSVs in silicon dies exhibiting different conductivity and varying number of ground vias used as the return path is achieved. Moreover, it is demonstrated that the equivalent circuit can be cascaded to represent TSVs passing through several chips, provided that the transition bumps are included in the model. The proposal shows advantages over directly using tabular S-parameters, and substantially reduces the simulation time when compared with 3D electromagnetic solvers.
引用
收藏
页数:9
相关论文
共 50 条
  • [41] An Analytical Capacitance Model for Through-Silicon Vias in Floating Silicon Substrate
    Weerasekera, Roshan
    Katti, Guruprasad
    Dutta, Rahul
    Zhang, Songbai
    Chang, Ka Fai
    Zhou, Jun
    Bhattacharya, Surya
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2016, 63 (03) : 1182 - 1188
  • [42] Closed-Form Expression for Capacitance of Tapered Through-Silicon-Vias Considering MOS Effect
    Wang, Fengjuan
    Yang, Yintang
    Zhu, Zhangming
    Liu, Xiaoxian
    Zhang, Yan
    2013 14TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY (ICEPT), 2013, : 1250 - 1254
  • [43] Extraction of the appropriate material property for realistic modeling of through-silicon-vias using μ-Raman spectroscopy
    Okoro, C.
    Yang, Y.
    Vandevelde, B.
    Swinnen, B.
    Vandepitte, D.
    Verlinden, B.
    De Wolf, I.
    PROCEEDINGS OF THE IEEE 2008 INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE, 2008, : 16 - +
  • [44] Low-Capacitance Through-Silicon-Vias With Combined Air/SiO2 Liners
    Huang, Cui
    Wu, Ke
    Wang, Zheyao
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2016, 63 (02) : 739 - 745
  • [45] Study on the behaviors of Cu filling in special through-silicon-vias by the simulation of electric field distribution
    Cao, Haiyong
    Hang, Tao
    Ling, Huiqin
    Luo, Wei
    Feng, Xue
    Li, Ming
    MICROELECTRONIC ENGINEERING, 2014, 116 : 1 - 5
  • [46] Modeling and Characterization of Through-Silicon-Vias (TSVs) in Radio Frequency Regime in an Active Interposer Technology
    Rahimi, Arian
    Somarajan, Pratheesh
    Yu, Qiang
    2020 IEEE 70TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2020), 2020, : 1383 - 1389
  • [47] Study of mechanical properties of Cu through-silicon-vias (TSV) specimen using electrodeposition bath
    Wang, Huiying
    Cheng, Ping
    Wang, Su
    Wang, Hong
    Yuan, Yang
    Gu, Ting
    Ding, Guifu
    2013 IEEE 3RD CPMT SYMPOSIUM JAPAN (ICSJ 2013), 2013,
  • [48] Modeling differential Through-Silicon-Vias (TSVs) with large signal, non-linear capacitance
    Zhou, Yaping
    Chen, Huabo
    Wang, Xing
    Mao, Wenjie
    Shi, Wenjun
    Chang, Yu
    2012 IEEE 21ST CONFERENCE ON ELECTRICAL PERFORMANCE OF ELECTRONIC PACKAGING AND SYSTEMS, 2012, : 276 - 279
  • [49] Wideband Capacitance Evaluation of Silicon-Insulator-Silicon Through-Silicon-Vias for 3D Integration Applications
    Wang, Xinghua
    Xiong, Miao
    Chen, Zhiming
    Li, Bohao
    Yan, Yangyang
    Ding, Yingtao
    IEEE ELECTRON DEVICE LETTERS, 2016, 37 (02) : 216 - 219
  • [50] Structural characterization of through silicon vias
    Bender, H.
    Drijbooms, C.
    Van Marcke, P.
    Geypen, J.
    Philipsen, H. G. G.
    Radisic, A.
    JOURNAL OF MATERIALS SCIENCE, 2012, 47 (18) : 6497 - 6504