共 50 条
- [21] Electrical characteristics and thermal reliability of blind through-silicon-vias with polyimide liners 2016 17TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY (ICEPT), 2016, : 1360 - 1364
- [22] Analytical model for parasitic capacitance of tapered Through-Silicon-Vias with MOS effect Dianzi Yu Xinxi Xuebao/Journal of Electronics and Information Technology, 2013, 35 (12): : 3011 - 3017
- [23] Reliability Assessment of Stacked-Vias with Different Configurations through a Unit Cell-based Substrate Design PROCEEDINGS OF THE IEEE 74TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE, ECTC 2024, 2024, : 118 - 125
- [25] An Effective and Efficient Approach for Layer Assignment with Thermal Through-Silicon-Vias Planning 2014 9TH INTERNATIONAL MICROSYSTEMS, PACKAGING, ASSEMBLY AND CIRCUITS TECHNOLOGY CONFERENCE (IMPACT), 2014, : 294 - 297
- [27] Characterization and Failure Analysis of Wafer Bonded Devices and unfilled Through-Silicon-Vias (TSVs) ISTFA 2008: CONFERENCE PROCEEDINGS FROM THE 34TH INTERNATIONAL SYMPOSIUM FOR TESTING AND FAILURE ANALYSIS, 2008, : 368 - +
- [28] Methodology for Thermal-mechanical Modeling of Damage and Failure Processes in Through-Silicon-Vias 2017 12TH INTERNATIONAL MICROSYSTEMS, PACKAGING, ASSEMBLY AND CIRCUITS TECHNOLOGY CONFERENCE (IMPACT), 2017, : 191 - 194
- [29] Coaxial Through-Silicon-Vias Using Low-κ SiO2 Insulator 2020 IEEE 70TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2020), 2020, : 1167 - 1172