Failure analysis of wafer using backside OBIC method

被引:5
|
作者
Ito, S
Monma, H
机构
[1] Fujitsu VLSI Ltd, Syst LSI Design Dept, Tado, Mie, Japan
[2] Fujitsu Ltd, LSI Mfg Grp, Tado, Mie, Japan
来源
MICROELECTRONICS AND RELIABILITY | 1998年 / 38卷 / 6-8期
关键词
D O I
10.1016/S0026-2714(98)00089-4
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
As a result of performing the Iddq (IC's power supply current) failure analysis on CMOS logic LSI using the backside OBIC (optical beam induced current) method, we succeeded in detecting a short circuit at an overlapped portion between a power supply line and if signal line. So far a circuit failure beneath the Al wiring has been difficult to find because the surface of LSI chip is covered by the wiring. However, we succeeded in detecting the carriers abnormally generated at a failure portion of a circuit on the chip surface by the optical energy when the backside of wafer was irradiated by an He-Ne laser. The backside OBIC technique is an effective method of failure analysis for advanced multilayer LSIs. (C) 1998 Elsevier Science Ltd. All rights reserved.
引用
收藏
页码:993 / 996
页数:4
相关论文
共 50 条
  • [41] Backside wafer damage induced wafer front side defect and yield impact
    Wang, Neng-Cheng
    Chang, Hui-An
    Chang, Chung-, I
    Wang, Tings
    2007 IEEE/SEMI ADVANCED SEMICONDUCTOR MANUFACTURING CONFERENCE, 2007, : 47 - +
  • [42] Photo-leakage-current analysis of poly-Si TFT by using rear irradiation OBIC method
    Wakagi, M
    Ookubo, T
    Ando, M
    Kawachi, G
    Mimura, A
    Minemura, T
    AMORPHOUS AND MICROCRYSTALLINE SILICON TECHNOLOGY-1998, 1998, 507 : 55 - 60
  • [43] Failure analysis of InGaAs/GaAs strained-layer quantum-well lasers using a digital OBIC monitor
    Takeshita, T
    Sugo, M
    Sasaki, T
    Tohmori, Y
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2006, 53 (02) : 211 - 217
  • [44] Studies and applications of standardless EDX quantification method in failure analysis of wafer fabrication
    Hua Younan
    Liu Binghai
    Mo Zhiqiang
    Jennifer, Teong
    IPFA 2008: PROCEEDINGS OF THE 15TH INTERNATIONAL SYMPOSIUM ON THE PHYSICAL & FAILURE ANALYSIS OF INTEGRATED CIRCUITS, 2008, : 290 - 295
  • [45] Applications of the 155 Wright etch method in failure analysis of fabrication silicon wafer
    Hua, YN
    Leong, CK
    An, LH
    Guo, ZR
    Fong, SY
    ANALYSIS OF IN-SERVICE FAILURES AND ADVANCES IN MICROSTRUCTURAL CHARACTERIZATION, 1999, 26 : 159 - 165
  • [46] Correlation of wafer backside defects to photolithography hot spots using advanced macro inspection
    Carlson, Alan
    Le, Tuan
    METROLOGY, INSPECTION, AND PROCESS CONTROL FOR MICROLITHOGRAPHY XX, PTS 1 AND 2, 2006, 6152
  • [47] MEMS Failure Analysis In Wafer Fabrication
    Peng, Ng Hui
    Teo, Angela
    Boon, Ang Ghim
    Alfred, Quah
    Dayanand, N.
    Xu Naiyun
    Chen Chang Qing
    Mai Zhi Hong
    Lam, Jeffrey
    ISTFA 2016: CONFERENCE PROCEEDINGS FROM THE 42ND INTERNATIONAL SYMPOSIUM FOR TESTING AND FAILURE ANALYSIS, 2016, : 188 - 192
  • [48] Failure analysis of wafer level reliability testing failure
    Khiam, OC
    Ping, NS
    Hua, BJ
    Min, WZ
    Choo, GL
    Redkar, S
    IN-LINE METHODS AND MONITORS FOR PROCESS AND YIELD IMPROVEMENT, 1999, 3884 : 228 - 235
  • [49] Wafer level backside emission microscopy: dynamics and effects
    Chiang, CL
    MICROELECTRONICS RELIABILITY, 1999, 39 (05) : 695 - 708
  • [50] Wafer level backside emission microscopy: sample preparation
    Chiang, CL
    MICROELECTRONICS RELIABILITY, 1999, 39 (05) : 709 - 714