Failure analysis of wafer using backside OBIC method

被引:5
|
作者
Ito, S
Monma, H
机构
[1] Fujitsu VLSI Ltd, Syst LSI Design Dept, Tado, Mie, Japan
[2] Fujitsu Ltd, LSI Mfg Grp, Tado, Mie, Japan
来源
MICROELECTRONICS AND RELIABILITY | 1998年 / 38卷 / 6-8期
关键词
D O I
10.1016/S0026-2714(98)00089-4
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
As a result of performing the Iddq (IC's power supply current) failure analysis on CMOS logic LSI using the backside OBIC (optical beam induced current) method, we succeeded in detecting a short circuit at an overlapped portion between a power supply line and if signal line. So far a circuit failure beneath the Al wiring has been difficult to find because the surface of LSI chip is covered by the wiring. However, we succeeded in detecting the carriers abnormally generated at a failure portion of a circuit on the chip surface by the optical energy when the backside of wafer was irradiated by an He-Ne laser. The backside OBIC technique is an effective method of failure analysis for advanced multilayer LSIs. (C) 1998 Elsevier Science Ltd. All rights reserved.
引用
收藏
页码:993 / 996
页数:4
相关论文
共 50 条
  • [31] A Visual Inspection Method Based on Periodic Feature for Wheel Mark Defect on Wafer Backside
    Park, YangSub
    Kang, KilBum
    Kim, SeongSoo
    COMPUTER ANALYSIS OF IMAGES AND PATTERNS, 2017, 10424 : 219 - 227
  • [32] Pattern deformation mitigation for EUV photoresists using wafer backside cleaning techniques
    Harumoto, Masahiko
    dos Santos, Andreia Figueiredo
    Zanders, Wesley
    Caron, Elke
    Vandereyken, Jelle
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2024, 63 (03)
  • [33] Silicon solar cells using backside contacts with through-wafer interconnects
    Erbe, Aaron
    Moll, A. J.
    2006 IEEE WORKSHOP ON MICROELECTRONICS AND ELECTRON DEVICES, 2006, : 59 - +
  • [34] Detecting and eliminating wafer backside contamination sources
    Moinpour, M
    Tripathi, S
    Li, J
    Fardi, B
    Moghadam, F
    MICRO, 1995, 13 (01): : 47 - 52
  • [35] Yield enhancement from wafer backside inspection
    Cheema, LA
    Olmer, LJ
    Patterson, OD
    Lopez, SS
    Burns, MB
    SOLID STATE TECHNOLOGY, 2003, 46 (09) : 57 - +
  • [36] Wafer Bonding for Backside Illuminated Image Sensors
    Matthias, T.
    Uhrmann, T.
    Dragoi, V.
    Wagenleitner, T.
    Lindner, P.
    CHINA SEMICONDUCTOR TECHNOLOGY INTERNATIONAL CONFERENCE 2012 (CSTIC 2012), 2012, 44 (01): : 1269 - 1274
  • [37] Failure analysis of advanced microprocessors through backside approaches
    Davis, D
    de Leon, OD
    Hughes, L
    Pabbisetty, SV
    Parker, R
    Scott, P
    Todd, C
    Widaski, J
    Wilhite, G
    Wills, KS
    Zhu, J
    ISTFA '98: PROCEEDINGS OF THE 24TH INTERNATIONAL SYMPOSIUM FOR TESTING AND FAILURE ANALYSIS, 1998, : 473 - 482
  • [38] Backside failure analysis of GaAsICs after ESD tests
    Meneghesso, G
    Cocco, A
    Mura, G
    Podda, S
    Vanzi, M
    MICROELECTRONICS RELIABILITY, 2002, 42 (9-11) : 1293 - 1298
  • [39] Analysis of interior degradation of a laser waveguide using an OBIC monitor
    Takeshita, Tatsuya
    Iga, Ryuzo
    Yamamoto, Mitsuo
    Sugo, Mitsuru
    MICROELECTRONICS RELIABILITY, 2007, 47 (12) : 2135 - 2140
  • [40] Surface Defect Analysis by Using a Novel Backside XTEM Sample Preparation Method
    Luo, Jian-Shing
    Huang, Lang-Yu
    Gu, Wen-Lon
    Russell, Jeremy D.
    ISTFA 2006, 2006, : 188 - 192