An Investigation of the Different Charge Trapping Mechanisms for SiNx and SiO2 Gate Insulator in a-IGZO TFTs

被引:10
|
作者
Lee, Young Wook [1 ]
Kim, Sun-Jae [1 ]
Lee, Soo-Yeon [1 ]
Lee, Woo-Geun [2 ]
Yoon, Kap-Soo [2 ]
Park, Jae-Woo [2 ]
Han, Min-Koo [1 ]
机构
[1] Seoul Natl Univ, Sch Elect Engn & Comp Sci, Seoul, South Korea
[2] Samsung Elect Co, LCD R&D Ctr, Yongin, Gyeonggi, South Korea
关键词
OXIDE SEMICONDUCTORS; INSTABILITY;
D O I
10.1149/2.003204esl
中图分类号
O646 [电化学、电解、磁化学];
学科分类号
081704 ;
摘要
We investigated the threshold voltage (V-TH) shifts of a-IGZO thin-film transistors (TFTs) in which the gate-insulator was either SiO2 or SiNx. The V-TH shift of the TFT using a SiO2 obeyed the stretched-exponential time model, and increased sharply according to temperature increase, whereas the SiNx device obeyed the logarithmic time model, and exhibited weak temperature dependence. We found that an inter-layer formed between the IGZO and the SiNx, whose existence can be the origin of poor bias stability and the different V-TH shift behavior in a-IGZO TFTs because the inter-layer accelerates the direct charge injection from the channel. (C) 2012 The Electrochemical Society. [DOI:10.1149/2.003204esl] All rights reserved.
引用
收藏
页码:H84 / H87
页数:4
相关论文
共 50 条
  • [21] Organic thin film transistors with a SiO2/SiNx/SiO2 composite insulator layer
    Xiang, Liu
    Hui, Liu
    JOURNAL OF SEMICONDUCTORS, 2011, 32 (03)
  • [22] Comparative Study on Light-Induced Bias Stress Instability of IGZO Transistors With SiNx and SiO2 Gate Dielectrics
    Ji, Kwang Hwan
    Kim, Ji-In
    Mo, Yeon-Gon
    Jeong, Jong Han
    Yang, Shinhyuk
    Hwang, Chi-Sun
    Park, Sang-Hee Ko
    Ryu, Myung-Kwan
    Lee, Sang-Yoon
    Jeong, Jae Kyeong
    IEEE ELECTRON DEVICE LETTERS, 2010, 31 (12) : 1404 - 1406
  • [24] Small low-frequency noise IGZO TFTs using a bilayer HfO2/SiO2 dielectric and the applications of IGZO TFTs to biosensors
    Sui, Liang-Yu
    Lin, Hsin-Ying
    Lin, Huang-Kai
    Huang, Jian-Jang
    2013 IEEE INTERNATIONAL CONFERENCE OF ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC), 2013,
  • [25] Improving the fabricated Rate and Reliability of Top Gate a-IGZO TFTs under Positive Bias Stress by Using Double-Stacked Gate Insulator Layer Design
    Huang, Bo-Shen
    Chang, Ting-Chang
    Tai, Mao-Chou
    Yen, Po-Yu
    2023 INTERNATIONAL VLSI SYMPOSIUM ON TECHNOLOGY, SYSTEMS AND APPLICATIONS, VLSI-TSA/VLSI-DAT, 2023,
  • [26] CHARGE TRAPPING AND BREAKDOWN IN THIN SIO2 POLYSILICON-GATE MOS CAPACITORS
    DUTOIT, M
    FAZAN, P
    BENJELLOUN, A
    ILEGEMS, M
    MORET, JM
    APPLIED SURFACE SCIENCE, 1987, 30 (1-4) : 333 - 338
  • [27] Low temperature a-Si:H TFTs with a SiO2 gate insulator deposited by liquid phase deposition
    Cross, RBM
    Oxley, DP
    Manhas, M
    Narayanan, EMS
    AMORPHOUS AND NANOCRYSTALLINE SILICON SCIENCE AND TECHNOLOGY- 2004, 2004, 808 : 697 - 702
  • [28] Conduction mechanisms and charge trapping control in SiO2 nanoparticle MIM capacitors
    Bheesayagari, Chenna R.
    Pons-Nin, Joan
    Orpella, Albert
    Veliz, Bremnen
    Bermejo, Sandra
    Dominguez-Pumar, Manuel
    ELECTROCHIMICA ACTA, 2020, 346 (346)
  • [29] Charge carrier generation/trapping mechanisms in HfO2/SiO2 stack
    Samanta, Piyas
    Zhu, Chunxiang
    Chan, Mansun
    MICROELECTRONIC ENGINEERING, 2007, 84 (9-10) : 1964 - 1967
  • [30] Investigation of charge trapping in a SiO2/Si system with a scanning capacitance microscope
    Tomiye, H
    Yao, T
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS BRIEF COMMUNICATIONS & REVIEW PAPERS, 1998, 37 (6B): : 3812 - 3815