Reliability of low-temperature poly-Si thin film transistors with lightly doped drain structures

被引:16
|
作者
Furuta, M
Uraoka, Y
Fuyuki, T
机构
[1] Toshiba Matsushita Display Technol Co Ltd, Fukaya, Saitama 3660032, Japan
[2] Nara Inst Sci & Technol, Grad Sch Mat Sci, Nara 6300192, Japan
关键词
low-temperature poly silicon TFT; lightly doped drain; hot carrier; Raman spectroscopy;
D O I
10.1143/JJAP.42.4257
中图分类号
O59 [应用物理学];
学科分类号
摘要
We have investigated the hot carrier degradation of n-ch poly-Si lightly doped drain thin film transistors (LDD-TFTs) under dynamic stress with various annealing conditions after LDD doping. Degradation of ON current was observed in the LDD-TFT. Observation with an emission microscope suggested the generation of hot electrons under dynamic stress. We have successfully clarified the relationship between the annealing temperature of the LDD region and hot carrier degradation. The thin film transistor with higher annealing temperature showed higher reliability. From the crystal analysis by Raman spectroscopy, it was determined that many defects were generated in the LDD region after doping. This shift of Raman peak indicated that residual stress caused by LDD doping is relieved by restructuring of the crystal network when the annealing temperature was over 500degreesC. Based on the results by electrical measurements and the Raman analysis, we have found that the degradation is strongly affected by the crystallinity of the LDD region.
引用
收藏
页码:4257 / 4260
页数:4
相关论文
共 50 条
  • [1] Reliability of low-temperature poly-Si thin film transistors with lightly doped drain structures
    Furuta, Mamoru
    Uraoka, Yukiharu
    Fuyuki, Takashi
    [J]. Japanese Journal of Applied Physics, Part 1: Regular Papers and Short Notes and Review Papers, 2003, 42 (7 A): : 4257 - 4260
  • [2] Gate-overlapped lightly doped drain poly-Si thin film transistors by employing low-temperature doping techniques
    Choi, KY
    Park, KC
    Han, MK
    [J]. JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS, 1998, 37 (3B): : 1067 - 1070
  • [3] Fabrication of low-temperature poly-Si thin film transistors with self-aligned graded lightly doped drain structure
    Cheng, HC
    Lin, CW
    Cheng, LJ
    Tseng, CH
    Chang, TK
    Peng, YC
    Wang, WT
    [J]. ELECTROCHEMICAL AND SOLID STATE LETTERS, 2002, 5 (01) : G1 - G3
  • [4] Reliability of low-temperature poly-Si thin-film transistors
    Inoue, Y
    Ogawa, H
    Endo, T
    Yano, H
    Hatayama, T
    Uraoka, Y
    Fuyuki, T
    [J]. POLYCRYSTALLINE SEMICONDUCTORS VII, PROCEEDINGS, 2003, 93 : 43 - 47
  • [5] Analysis of hot carrier effect in low-temperature poly-Si gate-overlapped lightly doped drain thin film transistors
    Kawakita, T
    Nakagawa, H
    Uraoka, Y
    Fuyuki, T
    [J]. JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS, 2003, 42 (6A): : 3354 - 3360
  • [6] Evaluation technique for reliability in low-temperature poly-Si thin film transistors
    Uraoka, Y
    Yano, H
    Hatayama, T
    Fuyuki, T
    [J]. JOURNAL OF THE KOREAN PHYSICAL SOCIETY, 2006, 48 : S55 - S60
  • [7] The effect of gate overlap lightly doped drains on low temperature poly-Si thin film transistors
    Cho, Jaehyun
    Jung, Sungwook
    Jang, Kyungsoo
    Park, Hyungsik
    Heo, Jongkyu
    Lee, Wonbaek
    Gong, DaeYoung
    Park, Seungman
    Choi, Hyungwook
    Jung, Hanwook
    Choi, Byoungdeog
    Yi, Junsin
    [J]. MICROELECTRONICS RELIABILITY, 2012, 52 (01) : 137 - 140
  • [8] CHARACTERIZATION OF LOW-TEMPERATURE POLY-SI THIN-FILM TRANSISTORS
    BROTHERTON, SD
    AYRES, JR
    YOUNG, ND
    [J]. SOLID-STATE ELECTRONICS, 1991, 34 (07) : 671 - 679
  • [9] Photo-leakage current of poly-Si thin film transistors with offset and lightly doped drain structure
    Kobayashi, K
    Niwano, Y
    [J]. JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS BRIEF COMMUNICATIONS & REVIEW PAPERS, 1999, 38 (10): : 5757 - 5761
  • [10] The effect of lightly doped drain in short channel low temperature poly-Si thin film transistor for active matrix display
    Park, J. H.
    Nam, W. J.
    Lee, J. H.
    Lee, K. Y.
    Yoo, K. J.
    Park, H. H.
    Han, M. K.
    [J]. IDW/AD '05: PROCEEDINGS OF THE 12TH INTERNATIONAL DISPLAY WORKSHOPS IN CONJUNCTION WITH ASIA DISPLAY 2005, VOLS 1 AND 2, 2005, : 1233 - 1234