Evaluation technique for reliability in low-temperature poly-Si thin film transistors

被引:0
|
作者
Uraoka, Y [1 ]
Yano, H [1 ]
Hatayama, T [1 ]
Fuyuki, T [1 ]
机构
[1] Nara Inst Sci & Technol, Nara 6300192, Japan
关键词
low temperature poly-Si; TFT; reliability; degradation; hot carrier;
D O I
暂无
中图分类号
O4 [物理学];
学科分类号
0702 ;
摘要
Analysis of the degradation in n-ch TFT under dynamic stress by using pico-second time-resolved emission microscopy was performed. We have successfully detected an emission at the pulse fall edge. Emission intensity increased with decreasing pulse fall time. As the degradation depended on the pulse fall time, this dependence clearly illustrates that hot electrons are the dominant cause of the degradation under dynamic stress. Based on these dependence, we proposed model considering electron traps in poly-Si. Further, we analyzed thermal degradation in low temperature poly-Si thin film transistors by using infrared thermal imaging microscopy. Non uniform distribution was observed in the saturation region along the gate length. The increase of temperature was remarkable at large gate width, therefore, large voltage shift was observed. A universal relationship was obtained, independent of crystallinity of poly-Si. This curve suggests that we should take the degradation of gate oxide such as electron traps into account.
引用
收藏
页码:S55 / S60
页数:6
相关论文
共 50 条
  • [1] Reliability of low-temperature poly-Si thin-film transistors
    Inoue, Y
    Ogawa, H
    Endo, T
    Yano, H
    Hatayama, T
    Uraoka, Y
    Fuyuki, T
    POLYCRYSTALLINE SEMICONDUCTORS VII, PROCEEDINGS, 2003, 93 : 43 - 47
  • [2] CHARACTERIZATION OF LOW-TEMPERATURE POLY-SI THIN-FILM TRANSISTORS
    BROTHERTON, SD
    AYRES, JR
    YOUNG, ND
    SOLID-STATE ELECTRONICS, 1991, 34 (07) : 671 - 679
  • [3] Reliability of low-temperature poly-Si thin film transistors with lightly doped drain structures
    Furuta, Mamoru
    Uraoka, Yukiharu
    Fuyuki, Takashi
    Japanese Journal of Applied Physics, Part 1: Regular Papers and Short Notes and Review Papers, 2003, 42 (7 A): : 4257 - 4260
  • [4] Reliability of low-temperature poly-Si thin film transistors with lightly doped drain structures
    Furuta, M
    Uraoka, Y
    Fuyuki, T
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS, 2003, 42 (7A): : 4257 - 4260
  • [5] Gate Array Using Low-Temperature Poly-Si Thin-Film Transistors
    Kimura, Mutsumi
    Inoue, Masashi
    Matsuda, Tokiyoshi
    IEICE TRANSACTIONS ON ELECTRONICS, 2020, E103C (07): : 341 - 344
  • [6] Gate array using low-temperature poly-Si thin-film transistors
    Kimura M.
    Inoue M.
    Matsuda T.
    IEICE Trans Electron, 2020, 7 (341-344): : 341 - 344
  • [7] Degradation in low-temperature poly-si thin film transistors depending on grain boundaries
    Uraoka, Y
    Kitajima, K
    Kirimura, H
    Yano, H
    Hatayama, T
    Fuyuki, T
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS BRIEF COMMUNICATIONS & REVIEW PAPERS, 2005, 44 (5A): : 2895 - 2901
  • [8] Degradation in low-temperature poly-Si thin film transistors depending on grain boundaries
    Uraoka, Yukiharu
    Kitajima, Koji
    Kirimura, Hiroshi
    Yano, Hiroshi
    Hatayama, Tomoaki
    Fuyuki, Takashi
    Japanese Journal of Applied Physics, Part 1: Regular Papers and Short Notes and Review Papers, 2005, 44 (5 A): : 2895 - 2901
  • [9] LOW-TEMPERATURE ACTIVATION OF IMPURITIES IMPLANTED BY ION DOPING TECHNIQUE FOR POLY-SI THIN-FILM TRANSISTORS
    MATSUO, M
    NAKAZAWA, T
    OHSHIMA, H
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS, 1992, 31 (12B): : 4567 - 4569
  • [10] Process induced instability and reliability issues in low temperature poly-Si thin film transistors
    Chen, Chih-Yang
    Wang, Shen-De
    Shieh, Ming-Shan
    Chen, Wei-Cheng
    Lin, Hsiao-Yi
    Yeh, Kuan-Lin
    Lee, Jam-Wen
    Lei, Tan-Fu
    2006 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM PROCEEDINGS - 44TH ANNUAL, 2006, : 713 - +