Wafer-scale Integration of Antimonide-based MWIR FPAs

被引:1
|
作者
Gurga, Alex [1 ]
Tang, Yan [1 ]
Terterian, Sevag [1 ]
Chen, Mary [1 ]
Carrasco, Diego [1 ]
Jenkins, James [1 ]
Wang, Shuoqin [1 ]
De Lyon, Terry [1 ]
Allali, Choukri [2 ]
Hollingsworth, Allen [2 ]
Curzan, J-P [3 ]
Caulfield, John [3 ]
Dhawan, Nishant [4 ]
Korth, William Z. [4 ]
Binh-Minh Nguyen [1 ]
机构
[1] HRL Labs LLC, 3011 Malibu Canyon Rd, Malibu, CA 90265 USA
[2] Nhanced Semicond Inc, 1415 Bond St,Suite 155, Naperville, IL 60563 USA
[3] Cyan Syst Inc, 5385 Hollister Ave,Suite 105, Santa Barbara, CA 93111 USA
[4] Senseeker Engn Inc, 100 Frederick Lopez Rd, Santa Barbara, CA 93117 USA
来源
INFRARED TECHNOLOGY AND APPLICATIONS XLVII | 2021年 / 11741卷
关键词
Infrared detectors; MWIR; High Operating Temperature; heterogeneous integration; monolithic integration; III-V semiconductors; Silicon;
D O I
10.1117/12.2588311
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
High performance infrared focal plane arrays (FPAs) play a critical role in a wide range of imaging applications. However the high cost associated with the required cooling and serially processed die-level hybridization is major barrier that has thwarted Mid-wavelength Infrared (MWIR) detector technology from penetrating large-volume, low-cost markets. Under the Defense Advanced Research Projects Agency (DARPA) WIRED program, the HRL team has developed a wafer level integration schemes to fabricate large format Antimonide-based MWIR FPAs on Si Read Out Integrated Circuit (ROIC) as a means to achieve significant fab cost reduction and enhanced production scalability. The DARPA-hard challenge we are addressing is the thermal and stress management in the integration of two dissimilar materials to avoid detector and ROIC degradation and to maintain structure integrity at the wafer scale. In addition, a digital ROIC with extremely large well capacity was designed and taped-out, in order to increase the operating temperature of the FPAs. In this talk, we discuss our progress under the DARPA WIRED program.
引用
收藏
页数:9
相关论文
共 50 条
  • [11] WAFER-SCALE INTEGRATION OF SYSTOLIC ARRAYS
    LEIGHTON, T
    LEISERSON, CE
    IEEE TRANSACTIONS ON COMPUTERS, 1985, 34 (05) : 448 - 461
  • [12] Wafer-scale integration peters out
    不详
    EDN, 2006, 51 (13) : 86 - 86
  • [13] THE ELSA WAFER-SCALE INTEGRATION PROJECT
    IVEY, P
    IEEE TRANSACTIONS ON COMPONENTS HYBRIDS AND MANUFACTURING TECHNOLOGY, 1993, 16 (07): : 626 - 636
  • [14] WAFER-SCALE INTEGRATION - ARCHITECTURES AND ALGORITHMS
    FUCHS, WK
    SWARTZLANDER, EE
    COMPUTER, 1992, 25 (04) : 6 - 8
  • [16] Epitaxial Integration of Antimonide-Based Semiconductor Lasers on Si
    Tournie, Eric
    Rodriguez, Jean-Baptiste
    Cerutti, Laurent
    Teissier, Roland
    Baranov, Alexei N.
    SILICON PHOTONICS, 2018, 99 : 1 - 25
  • [17] Wafer-Scale Integration of Graphene-Based Photonic Devices
    Giambra, Marco A.
    Miseikus, Vaidotas
    Pezzini, Sergio
    Marconi, Simone
    Montanaro, Alberto
    Fabbri, Filippo
    Sorianello, Vito
    Ferrari, Andrea C.
    Coletti, Camilla
    Romagnoli, Marco
    ACS NANO, 2021, 15 (02) : 3171 - 3187
  • [18] INOVA BRINGS WAFER-SCALE INTEGRATION TO MARKET
    COLE, BC
    ELECTRONICS, 1987, 60 (01): : 91 - 93
  • [19] A Wafer-scale heterogeneous integration thermal simulator
    Xu, Qinzhi
    Wang, Chenghan
    Li, Zhiqiang
    Zhang, Daoqing
    Ma, Xiaoning
    Cao, He
    Liu, Jianyun
    APPLIED THERMAL ENGINEERING, 2025, 264
  • [20] WAFER-SCALE INTEGRATION OF SYSTOLIC ARRAYS.
    Leighton, Tom
    Leiserson, Charles E.
    IEEE Transactions on Computers, 1985, C-34 (05) : 448 - 461