WAFER-SCALE INTEGRATION OF SYSTOLIC ARRAYS

被引：0

作者：

LEIGHTON, T ^{[1
]}

LEISERSON, CE ^{[1
]}

机构：

[1] MIT, COMP SCI LAB, CAMBRIDGE, MA 02139 USA

来源：

关键词：

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

引用

页码：448 / 461

页数：14

共 50 条

[1] WAFER-SCALE INTEGRATION AND 2-LEVEL PIPELINED IMPLEMENTATIONS OF SYSTOLIC ARRAYS
KUNG, HT
LAM, MS
[J]. JOURNAL OF PARALLEL AND DISTRIBUTED COMPUTING, 1984, 1 (01) : 32 - 63
[2] SYSTOLIC ARRAYS FOR WAFER SCALE INTEGRATION
SWARTZLANDER, EE
[J]. SYSTOLIC ARRAY PROCESSORS, 1989, : 179 - 184
[3] WAFER-SCALE INTEGRATION
CATT, I
[J]. WIRELESS WORLD, 1982, 88 (1554): : 67 - 67
[4] WAFER-SCALE INTEGRATION
DAVIS, B
[J]. IEEE SPECTRUM, 1984, 21 (12) : 16 - 16
[5] WAFER-SCALE INTEGRATION
THORPE, T
[J]. WIRELESS WORLD, 1981, 87 (1548): : 43 - 43
[6] A RECONFIGURATION ALGORITHM FOR WAFER SCALE INTEGRATION OF SYSTOLIC ARRAYS
JERVIS, L
SCIUTO, D
[J]. MICROPROCESSING AND MICROPROGRAMMING, 1987, 21 (1-5): : 83 - 90
[7] WAFER-SCALE TRANSDUCER ARRAYS
CHAPMAN, GH
PARAMESWARAN, M
SYRZYCKI, M
[J]. COMPUTER, 1992, 25 (04) : 50 - 56
[8] WAFER-SCALE INTEGRATION - FOREWORD
CHAPMAN, GH
BREWER, JE
TEWKSBURY, SK
[J]. IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY PART B-ADVANCED PACKAGING, 1995, 18 (03): : 404 - 405
[9] THE TRIALS OF WAFER-SCALE INTEGRATION
MCDONALD, JF
ROGERS, EH
ROSE, K
STECKL, AJ
[J]. IEEE SPECTRUM, 1984, 21 (10) : 32 - 39
[10] BARRIERS TO WAFER-SCALE INTEGRATION
DELANO, N
[J]. COMPUTER, 1979, 12 (07) : 86 - 87