Wideband Model of On-Chip CMOS Interconnects Using Space-Mapping Technique

被引:3
|
作者
Liu, Xiaochang [1 ]
Wang, Gaofeng [2 ,3 ]
Liu, Jia [1 ]
机构
[1] Chinese Acad Sci, Shenzhen Inst Adv Technol, Shenzhen 518055, Guangdong, Peoples R China
[2] Wuhan Univ, Inst Microelect & Informat Technol, Dept Space Phys, Wuhan 430072, Hubei, Peoples R China
[3] Wuhan Univ, CJ Huang Info Tech Res Inst, Wuhan 430072, Hubei, Peoples R China
关键词
artificial neural network; modeling; on-chip CMOS interconnects; RFICs; space mapping; ARTIFICIAL NEURAL-NETWORKS; EQUIVALENT-CIRCUIT MODEL; RF;
D O I
10.1002/mmce.20534
中图分类号
TP39 [计算机的应用];
学科分类号
081203 ; 0835 ;
摘要
A new wideband model for on-chip complementary metal-oxide-semiconductor (CMOS) interconnects is developed by virtue of a space-mapping neural network (SMNN) technique. In this approach, two subneural networks are used for improving the reliability and generalization ability of the model. This approach also presents a new methodology for data generation and training of the two neural networks. Two different structures are used for the two subneural networks to address different physical effects. Instead of the S parameters, the admittances of sub-block neural networks are used as optimization targets for training so that different physical effects can be addressed individually. This model is capable of featuring frequency-variant characteristics of radio-frequency interconnects in terms of frequency-independent circuit components with two subneural networks. In comparison with results from rigorous electromagnetic (EM) simulations, this SMNN model can achieve good accuracy with an average error less than 2% up to 40 GHz. Moreover, it has much enhanced learning and generalization capabilities and as fast as equivalent circuit while preserves the accuracy of detailed EM simulations. (C) 2011 Wiley Periodicals, Inc. Int J RF and Microwave CAE 21:439-445, 2011.
引用
收藏
页码:439 / 445
页数:7
相关论文
共 50 条
  • [21] Space-mapping optimization with adaptive surrogate model
    Koziel, Slawomir
    Bandler, John W.
    IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, 2007, 55 (03) : 541 - 547
  • [22] Applications of CMOS processing to realise functional on-chip optical interconnects for VLSI
    Clapp, TV
    Cahill, L
    PHOTONICS PACKAGING AND INTEGRATION III, 2003, 4997 : 123 - 126
  • [23] Characterization of On-Chip Interconnects: Case Study in 28 nm CMOS Technology
    Jarihani, Arash Ebrahimi
    Sarafi, Sahar
    Koberle, Michael
    Sturm, Johannes
    Tonello, Andrea M.
    2019 27TH AUSTROCHIP WORKSHOP ON MICROELECTRONICS (AUSTROCHIP), 2019, : 93 - 99
  • [24] Adaptive low/high voltage swing CMOS driver for on-chip interconnects
    Garcia, Jose C.
    Montiel-Nelson, Juan A.
    Nooshabadi, Saeid
    2007 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, 2007, : 881 - +
  • [25] LOW-POWER CMOS/BICMOS DRIVERS AND RECEIVERS FOR ON-CHIP INTERCONNECTS
    BELLAOUAR, A
    ABUKHATER, IS
    ELMASRY, MI
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1995, 30 (06) : 696 - 700
  • [26] Transient Analysis of Hybrid Cu-CNT On-Chip Interconnects Using MRA Technique
    Kumar, Amit
    Kaushik, Brajesh Kumar
    IEEE OPEN JOURNAL OF NANOTECHNOLOGY, 2022, 3 : 24 - 35
  • [27] A wideband circuit model of on-chip spiral inductor
    Liu Lintao
    Wang Jinxiang
    Yu Mingyan
    Jiang Ming
    2008 INTERNATIONAL CONFERENCE ON MICROWAVE AND MILLIMETER WAVE TECHNOLOGY PROCEEDINGS, VOLS 1-4, 2008, : 375 - 377
  • [28] An efficient analytical model of coupled on-chip RLC interconnects
    Yin, L
    He, L
    PROCEEDINGS OF THE ASP-DAC 2001: ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 2001, 2001, : 385 - 390
  • [29] An Analytical Model for On-Chip Interconnects in Multimedia Embedded Systems
    Wu, Yulei
    Min, Geyong
    Zhu, Dakai
    Yang, Laurence T.
    ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS, 2013, 13
  • [30] Delay model for dynamically switching coupled on-chip interconnects
    Sharma, Devendra Kumar
    Kaushik, Brajesh Kumar
    Sharma, R. K.
    JOURNAL OF ENGINEERING DESIGN AND TECHNOLOGY, 2014, 12 (03) : 364 - 373