Wideband Model of On-Chip CMOS Interconnects Using Space-Mapping Technique

被引:3
|
作者
Liu, Xiaochang [1 ]
Wang, Gaofeng [2 ,3 ]
Liu, Jia [1 ]
机构
[1] Chinese Acad Sci, Shenzhen Inst Adv Technol, Shenzhen 518055, Guangdong, Peoples R China
[2] Wuhan Univ, Inst Microelect & Informat Technol, Dept Space Phys, Wuhan 430072, Hubei, Peoples R China
[3] Wuhan Univ, CJ Huang Info Tech Res Inst, Wuhan 430072, Hubei, Peoples R China
关键词
artificial neural network; modeling; on-chip CMOS interconnects; RFICs; space mapping; ARTIFICIAL NEURAL-NETWORKS; EQUIVALENT-CIRCUIT MODEL; RF;
D O I
10.1002/mmce.20534
中图分类号
TP39 [计算机的应用];
学科分类号
081203 ; 0835 ;
摘要
A new wideband model for on-chip complementary metal-oxide-semiconductor (CMOS) interconnects is developed by virtue of a space-mapping neural network (SMNN) technique. In this approach, two subneural networks are used for improving the reliability and generalization ability of the model. This approach also presents a new methodology for data generation and training of the two neural networks. Two different structures are used for the two subneural networks to address different physical effects. Instead of the S parameters, the admittances of sub-block neural networks are used as optimization targets for training so that different physical effects can be addressed individually. This model is capable of featuring frequency-variant characteristics of radio-frequency interconnects in terms of frequency-independent circuit components with two subneural networks. In comparison with results from rigorous electromagnetic (EM) simulations, this SMNN model can achieve good accuracy with an average error less than 2% up to 40 GHz. Moreover, it has much enhanced learning and generalization capabilities and as fast as equivalent circuit while preserves the accuracy of detailed EM simulations. (C) 2011 Wiley Periodicals, Inc. Int J RF and Microwave CAE 21:439-445, 2011.
引用
收藏
页码:439 / 445
页数:7
相关论文
共 50 条
  • [31] EMPIRICAL MIXING MODEL FOR THE ELECTROMAGNETIC MODELLING OF ON-CHIP INTERCONNECTS
    Holik, S. M.
    Arnold, J. M.
    Drysdale, T. D.
    PROGRESS IN ELECTROMAGNETICS RESEARCH LETTERS, 2011, 26 : 1 - 9
  • [32] The CMOS on-chip oscillator based on level tracking technique
    Chang, CY
    Chen, PC
    Yang, CY
    Lee, YH
    2002 IEEE ASIA-PACIFIC CONFERENCE ON ASIC PROCEEDINGS, 2002, : 197 - 200
  • [33] Adapted Output Space-Mapping Technique for a Bi-Objective Optimization
    Tran, T. V.
    Moussouni, F.
    Brisset, S.
    Brochet, P.
    IEEE TRANSACTIONS ON MAGNETICS, 2010, 46 (08) : 2990 - 2993
  • [34] CMOS-compatible multiple-wavelength oscillator for on-chip optical interconnects
    Levy, Jacob S.
    Gondarenko, Alexander
    Foster, Mark A.
    Turner-Foster, Amy C.
    Gaeta, Alexander L.
    Lipson, Michal
    NATURE PHOTONICS, 2010, 4 (01) : 37 - 40
  • [35] CAD-oriented equivalent circuit modeling of on-chip interconnects in CMOS technology
    Zheng, J
    Tripathi, A
    Hahm, YC
    Ishii, T
    Weisshaar, A
    Tripathi, VK
    ELECTRICAL PERFORMANCE OF ELECTRONIC PACKAGING, 1998, : 227 - 230
  • [36] A Wideband CMOS On-Chip Terahertz Frequency Detector With Slow Wave Structure
    Kim, Doyoon
    Song, Kiryong
    Al Hadi, Richard
    Son, Heekang
    Kim, Jungsoo
    Zhao, Yan
    Rieh, Jae-Sung
    IEEE MICROWAVE AND WIRELESS COMPONENTS LETTERS, 2021, 31 (06) : 600 - 603
  • [37] New modeling approach of on-chip interconnects for RF integrated circuits in CMOS technology
    Ymeri, H
    Nauwelaers, B
    Maex, K
    De Roest, D
    MICROELECTRONICS INTERNATIONAL, 2003, 20 (03) : 41 - 44
  • [38] A Broadband and Parametric Model of Differential Via Holes Using Space-Mapping Neural Network
    Cao, Yazi
    Simonovich, Lambert
    Zhang, Qi-Jun
    IEEE MICROWAVE AND WIRELESS COMPONENTS LETTERS, 2009, 19 (09) : 533 - 535
  • [39] Crosstalk noise analysis of coupled on-chip interconnects using a multiresolution time domain (MRTD) technique
    Bhaskar Gugulothu
    Rajendra Naik Bhukya
    Journal of Computational Electronics, 2022, 21 : 348 - 359
  • [40] Crosstalk noise analysis of coupled on-chip interconnects using a multiresolution time domain (MRTD) technique
    Gugulothu, Bhaskar
    Bhukya, Rajendra Naik
    JOURNAL OF COMPUTATIONAL ELECTRONICS, 2022, 21 (01) : 348 - 359