On the complexity of multiplierless direct and polyphase FIR filter structures

被引：0

作者：

Eghbali, Amir ^{[1
]}

Gustafsson, Oscar ^{[1
]}

Johansson, Hakan ^{[1
]}

Lowenborg, Per ^{[1
]}

机构：

[1] Linkoping Univ, Div Elect Syst, Dept Elect Engn, SE-58183 Linkoping, Sweden

来源：

PROCEEDINGS OF THE 5TH INTERNATIONAL SYMPOSIUM ON IMAGE AND SIGNAL PROCESSING AND ANALYSIS | 2007年

关键词：

multiple constant multiplication; multiplierless; FIR filter; complexity;

D O I：

暂无

中图分类号：

TP18 [人工智能理论];

学科分类号：

081104 ; 0812 ; 0835 ; 1405 ;

摘要：

This paper discusses the complexity trend in different finite length impulse response (FIR) filter structures when using multiplierless (shift-and-add) realization. We derive the total number of adders required by the transposed direct form, polyphase, and reduced-complexity polyphase FIR filter structures. A comparison of the arithmetic complexities of these structures for different filter characteristics is performed. The simulation results show that considering both the high level structure and the algorithm used to realize the subfilters gives a more accurate measure of complexity comparison between different FIR filter structures.

引用

页码：200 / 205

页数：6

共 50 条

[21] Review of Multiplierless Fir Filter Design Based On Graph Based Optimization
Ramamoorthy, Prabhu
Nallasamy, Viswanathan
[J]. 2018 CONFERENCE ON EMERGING DEVICES AND SMART SYSTEMS (ICEDSS), 2018, : 273 - 276
[22] High-speed, low-complexity FIR filter using multiplier block reduction and polyphase decomposition
Martinez-Peiro, M
Wanhammar, L
[J]. ISCAS 2000: IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - PROCEEDINGS, VOL III: EMERGING TECHNOLOGIES FOR THE 21ST CENTURY, 2000, : 367 - 370
[23] Neighboring full-search algorithm for multiplierless FIR filter design
Kuo, CJ
Chien, HC
Lin, WH
[J]. IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2000, E83A (11) : 2379 - 2381
[24] An efficient multiplierless FIR filter chip with variable-length taps
Yoon, S
Sunwoo, MH
[J]. SIPS 97 - 1997 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS: DESIGN AND IMPLEMENTATION, 1997, : 412 - 420
[25] High performance polyphase FIR filter structures in VHDL language for Software Defined Radio based on FPGA
Fiala, Pavel
Linhart, Richard
[J]. 2014 INTERNATIONAL CONFERENCE ON APPLIED ELECTRONICS (AE), 2014, : 83 - 86
[26] FPGA-Based Efficient Programmable Polyphase FIR Filter
陈禾
熊承欢
仲顺安
王华
[J]. Journal of Beijing Institute of Technology, 2005, (01) : 4 - 8
[27] Generalized Rational Sampling Rate Conversion Polyphase FIR Filter
Kumar, Abhishek
Yadav, Suneel
Purohit, Neetesh
[J]. IEEE SIGNAL PROCESSING LETTERS, 2017, 24 (11) : 1591 - 1595
[28] Intermittent polyphase SC structures for FIR rational interpolation
Pan, US
Martins, RP
Franca, JE
[J]. ISCAS '97 - PROCEEDINGS OF 1997 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS I - IV: CIRCUITS AND SYSTEMS IN THE INFORMATION AGE, 1997, : 121 - 124
[29] The design of multiplierless FIR filters with a minimum adder step and reduced hardware complexity
Maskell, Douglas L.
Leiwo, Jussipekka
Patra, Jagdish C.
[J]. 2006 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, PROCEEDINGS, 2006, : 605 - +
[30] CSDC: A new complexity reduction technique for multiplierless implementation of digital FIR filters
Wang, Y
Roy, K
[J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2005, 52 (09) : 1845 - 1853

← 1 2 3 4 5 →