Novel Current Mirrors Based on Folded Flipped Voltage Follower Configuration

被引:3
|
作者
Aggarwal, Bhawna [1 ]
机构
[1] Netaji Subhas Univ Technol, ECE Dept, Delhi 110078, India
关键词
Current mirror; Flipped voltage follower; Folded configuration; Folded cascode; Low voltage; CMOS CURRENT MIRROR; IMPEDANCE LOW-POWER; LOW-INPUT; COMPACT;
D O I
10.1007/s11277-021-09150-3
中图分类号
TN [电子技术、通信技术];
学科分类号
0809 ;
摘要
An efficient low voltage, low input resistance, folded flipped voltage follower current mirror (F-FVFCM) has been proposed. This circuit is further utilized to design very high output resistance, folded cascode flipped voltage follower current mirror (FC-FVFCM). Small signal analysis has been done in order to theoretically analyse and show the improvements achieved by these proposed circuits. Simulations have been carried out by Mentor Graphics based EldoSpice using level 53 TSMC model for 0.18 mu m CMOS technology. These results verify that proposed FC-FVFCM offers extremely low input resistance (43.5 ohm), reasonably high output resistance (6.93 M ohm) and very high bandwidth (1.73 GHz) while operating at a low voltage of 0.9 V.
引用
收藏
页码:645 / 653
页数:9
相关论文
共 50 条
  • [31] A flipped-voltage-follower-based low-dropout regulator with signal- and transient-current boosting
    Yuet Ho Woo
    Koi Shu Ho
    Yajun Lin
    Yong Zhou
    Ka Nang Leung
    Yanqi Zheng
    Jianping Guo
    Analog Integrated Circuits and Signal Processing, 2020, 105 : 471 - 476
  • [32] Analysis of Self-Bias Current Reference with BJT and its Application in Flipped Voltage Follower
    Arora, Yogita
    Aggarwal, Bhawna
    Kaur, Jasdeep
    IRANIAN JOURNAL OF SCIENCE AND TECHNOLOGY-TRANSACTIONS OF ELECTRICAL ENGINEERING, 2023, 47 (03) : 813 - 824
  • [33] Analysis of Self-Bias Current Reference with BJT and its Application in Flipped Voltage Follower
    Yogita Arora
    Bhawna Aggarwal
    Jasdeep Kaur
    Iranian Journal of Science and Technology, Transactions of Electrical Engineering, 2023, 47 : 813 - 824
  • [34] A Flipped Voltage Follower Based Analog Multiplier In 90nm CMOS Process
    Satapathy, Amarjyoti
    Maity, Subir Kumar
    Mandal, Sushanta K.
    2015 INTERNATIONAL CONFERENCE ON ADVANCES IN COMPUTER ENGINEERING AND APPLICATIONS (ICACEA), 2015, : 628 - 631
  • [35] Compact implementation of linear weighted CMOS transconductance adder based on the flipped voltage follower
    Padilla, Ivan
    Ramirez-Angulo, Jaime
    Carvajal, Ramon G.
    Lopez-Martin, Antonio J.
    Carlosena, Alfonso
    2006 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, PROCEEDINGS, 2006, : 4281 - +
  • [36] Implementation of a Double-Path Flipped Voltage Follower Cell for Voltage Conveyors
    Akbari, Meysam
    Tang, Kea-Tiong
    IEEE ACCESS, 2024, 12 : 73210 - 73217
  • [37] Development of single-transistor-control LDO based on flipped voltage follower for SoC
    Man, Tsz Yin
    Leung, Ka Nang
    Leung, Chi Yat
    Mok, Philip K. T.
    Chan, Mansun
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2008, 55 (05) : 1392 - 1401
  • [38] Flipped Voltage Follower Low Dropout (LDO) Voltage Regulators: A Tutorial Overview
    Surkanti, Punith R.
    Garimella, Annajirao
    Furth, Paul M.
    2018 31ST INTERNATIONAL CONFERENCE ON VLSI DESIGN AND 2018 17TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS (VLSID & ES), 2018, : 232 - 237
  • [39] Linear transconductor with flipped voltage follower in 130 nm CMOS
    Ajayan, K. R.
    Bhat, Navakanta
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2010, 63 (02) : 321 - 327
  • [40] A Flipped Voltage Follower Second-Order Bandpass Filter
    Thanapitak, Surachoke
    Pawarangkoon, Prajuab
    Sawigun, Chutham
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2017, 26 (07)