A prototype system for rapid application development using dynamically reconfigurable hardware

被引:0
|
作者
Ferreira, JC [1 ]
Matos, JS [1 ]
机构
[1] INESC, FEUP, P-4007 Porto, Portugal
关键词
D O I
10.1109/FPGA.1998.707916
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
引用
收藏
页码:280 / 281
页数:2
相关论文
共 50 条
  • [31] Hardware Resource Virtualization for Dynamically Partially Reconfigurable Systems
    Huang, Chun-Hsian
    Hsiung, Pao-Ann
    [J]. IEEE EMBEDDED SYSTEMS LETTERS, 2009, 1 (01) : 19 - 23
  • [32] Rainbow: An Operating System for Software-Hardware Multitasking on Dynamically Partially Reconfigurable FPGAs
    Jozwik, Krzysztof
    Honda, Shinya
    Edahiro, Masato
    Tomiyama, Hiroyuki
    Takada, Hiroaki
    [J]. INTERNATIONAL JOURNAL OF RECONFIGURABLE COMPUTING, 2013, 2013
  • [33] Building a Dynamically Reconfigurable System Through a High Development Flow
    de la Fuente, David
    Barba, Jesus
    Pena, Xerach
    Carlos Lopez, Juan
    Penil, Pablo
    Pedro Sanchez, Pablo
    [J]. 2015 18th Forum on Specification and Design Languages (FDL), 2015, : 107 - 114
  • [34] THE DYNAMICALLY RECONFIGURABLE ASSEMBLY SYSTEM
    MILLS, JJ
    CRISWELL, T
    HUFF, B
    LILES, D
    [J]. IFIP TRANSACTIONS B-APPLICATIONS IN TECHNOLOGY, 1992, 3 : 585 - 591
  • [35] An Application Scenario for Dynamically Reconfigurable FPGAs
    Schwiegelshohn, Fynn
    Huebner, Michael
    [J]. 2014 9TH INTERNATIONAL SYMPOSIUM ON RECONFIGURABLE AND COMMUNICATION-CENTRIC SYSTEMS-ON-CHIP (RECOSOC), 2014,
  • [36] Dynamically reconfigurable processor for multimedia application
    Mlinaric, H
    Duracic, K
    Kovac, M
    [J]. IWSSIP 2005: Proceedings of the 12th International Worshop on Systems, Signals & Image Processing, 2005, : 141 - 144
  • [37] Dynamically reconfigurable hardware -: A new perspective for neural network implementations
    Porrmann, M
    Witkowski, U
    Kalte, H
    Rückert, U
    [J]. FIELD-PROGRAMMABLE LOGIC AND APPLICATIONS, PROCEEDINGS: RECONFIGURABLE COMPUTING IS GOING MAINSTREAM, 2002, 2438 : 1048 - 1057
  • [38] A hardware/software prototyping environment for dynamically reconfigurable embedded systems
    Fleischmann, J
    Buchenrieder, K
    Kress, R
    [J]. HARDWARE/SOFTWARE CODESIGN - SIXTH INTERNATIONAL WORKSHOP PROCEEDINGS, 1998, : 105 - 109
  • [39] Hardware Supported Task Scheduling on Dynamically Reconfigurable SoC Architectures
    Pan, Zexin
    Wells, Earl
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2008, 16 (11) : 1465 - 1474
  • [40] The Hardware Thread Interface Design and Adaptation on Dynamically Reconfigurable SoC
    Wang, Ying
    Chen, Wei-Nan
    Wang, Xiao-Wei
    You, Hong-Jun
    Peng, Cheng-Lian
    [J]. 2009 INTERNATIONAL CONFERENCE ON EMBEDDED SOFTWARE AND SYSTEMS, PROCEEDINGS, 2009, : 173 - 178