共 50 条
- [32] Low-power and high-speed architecture for EBCOT block in JPEG2000 system [J]. 2004 47TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL III, CONFERENCE PROCEEDINGS, 2004, : 459 - 462
- [33] High-speed EBCOT with dual context-modeling coding architecture for JPEG2000 [J]. 2004 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 3, PROCEEDINGS, 2004, : 865 - 868
- [34] Efficient JPEG2000 EBCOT Context Modeling for Massively Parallel Architectures [J]. 2011 DATA COMPRESSION CONFERENCE (DCC), 2011, : 423 - 432
- [35] High Speed and Memory Efficient Parallel Bit Plane Coding Architecture for JPEG2000 [J]. SIXTH INDIAN CONFERENCE ON COMPUTER VISION, GRAPHICS & IMAGE PROCESSING ICVGIP 2008, 2008, : 232 - 237
- [36] A high performance architecture of EBCOT encoder in JPEG 2000 [J]. 2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 492 - 495
- [37] High Throughput VLSI Architecture of MQ-Coder for JPEG2000 [J]. MEMS, NANO AND SMART SYSTEMS, PTS 1-6, 2012, 403-408 : 2321 - +
- [38] Memory-efficient Architecture Including DWT and EC for JPEG2000 [J]. 2008 9TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED-CIRCUIT TECHNOLOGY, VOLS 1-4, 2008, : 2184 - 2187
- [39] Memory efficient pass-parallel architecture for JPEG2000 encoding [J]. SEVENTH INTERNATIONAL SYMPOSIUM ON SIGNAL PROCESSING AND ITS APPLICATIONS, VOL 1, PROCEEDINGS, 2003, : 53 - 56
- [40] Efficient memory subsystem for high throughput JPEG2000 2D-DWT encoder [J]. CISP 2008: FIRST INTERNATIONAL CONGRESS ON IMAGE AND SIGNAL PROCESSING, VOL 1, PROCEEDINGS, 2008, : 529 - 533