A high throughput and memory efficient EBCOT architecture for JPEG2000 in digital camera applications

被引:1
|
作者
Lai, YK
Chen, LF
Huang, TL
机构
关键词
D O I
10.1109/ICCE.2005.1429911
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
In this paper, a high throughput and memory efficient EBCOT architecture for JPEG2000 in digital camera system is proposed. According to the proposed memory-efficient algorithm, three coding state variables (gamma(p)[n], sigma(p)[n],and pi(p)[n]) can be calculated on the fly to eliminate three coding state variable memories. Moreover, three coding passes and four samples within the stripe-column are also performed concurrently by the proposed stripe-column-based pass-parallel operations. The experimental results show that the proposed architecture has 4 times greater throughput than other architectures, and the memory size of the proposed architecture is smaller than other existing architectures.
引用
收藏
页码:449 / 450
页数:2
相关论文
共 50 条
  • [31] An efficient architecture for JPEG2000 coprocessor
    Wu, BF
    Lin, CF
    [J]. IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, 2004, 50 (04) : 1183 - 1189
  • [32] Low-power and high-speed architecture for EBCOT block in JPEG2000 system
    Aly, RE
    Bayoumi, MA
    [J]. 2004 47TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL III, CONFERENCE PROCEEDINGS, 2004, : 459 - 462
  • [33] High-speed EBCOT with dual context-modeling coding architecture for JPEG2000
    Chiang, JS
    Chang, CH
    Lin, YS
    Hsieh, CY
    Hsia, CH
    [J]. 2004 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 3, PROCEEDINGS, 2004, : 865 - 868
  • [34] Efficient JPEG2000 EBCOT Context Modeling for Massively Parallel Architectures
    Matela, Jiri
    Rusnak, Vit
    Holub, Petr
    [J]. 2011 DATA COMPRESSION CONFERENCE (DCC), 2011, : 423 - 432
  • [35] High Speed and Memory Efficient Parallel Bit Plane Coding Architecture for JPEG2000
    Suman, Tenugu
    Chatterjee, Sumit Kumar
    Chakrabarti, Indrajit
    [J]. SIXTH INDIAN CONFERENCE ON COMPUTER VISION, GRAPHICS & IMAGE PROCESSING ICVGIP 2008, 2008, : 232 - 237
  • [36] A high performance architecture of EBCOT encoder in JPEG 2000
    Yan, XL
    Qin, X
    Yang, Y
    Ge, HT
    [J]. 2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 492 - 495
  • [37] High Throughput VLSI Architecture of MQ-Coder for JPEG2000
    Shi, Jiangyi
    Pang, Jie
    Di, Zhixiong
    Liu, Yaohui
    Li, Yunsong
    [J]. MEMS, NANO AND SMART SYSTEMS, PTS 1-6, 2012, 403-408 : 2321 - +
  • [38] Memory-efficient Architecture Including DWT and EC for JPEG2000
    Guo, Jie
    Wu, Cheng-ke
    Li, Yun-song
    Wang, Ke-yan
    Song, Juan
    [J]. 2008 9TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED-CIRCUIT TECHNOLOGY, VOLS 1-4, 2008, : 2184 - 2187
  • [39] Memory efficient pass-parallel architecture for JPEG2000 encoding
    Dyer, M
    Taubman, D
    Nooshabadi, S
    [J]. SEVENTH INTERNATIONAL SYMPOSIUM ON SIGNAL PROCESSING AND ITS APPLICATIONS, VOL 1, PROCEEDINGS, 2003, : 53 - 56
  • [40] Efficient memory subsystem for high throughput JPEG2000 2D-DWT encoder
    Li, Bao-Feng
    Dou, Yong
    Shao, Qiang
    [J]. CISP 2008: FIRST INTERNATIONAL CONGRESS ON IMAGE AND SIGNAL PROCESSING, VOL 1, PROCEEDINGS, 2008, : 529 - 533