Memory efficient pass-parallel architecture for JPEG2000 encoding

被引:2
|
作者
Dyer, M [1 ]
Taubman, D [1 ]
Nooshabadi, S [1 ]
机构
[1] Univ New S Wales, Sch Elect Engn, Sydney, NSW, Australia
关键词
D O I
10.1109/ISSPA.2003.1224638
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
The CAUSAL, RESTART and RESET mode switches, previously used to enable microscopic parallelism and improve throughput, are examined in terms of the memory requirements of the JPEG2000 block coder. An Extended Pass Switching Arithmetic Encoder (EPSAE) is introduced that aids in the reduction of memory by providing the ability to partially process code-blocks. We show how the use of these switches and the EPSAE can reduce the overall amount of memory required by the block coder by a factor of 7. This reduction is achieved without the necessity of tight synchronization between the DWT and block coder.
引用
下载
收藏
页码:53 / 56
页数:4
相关论文
共 50 条
  • [1] Efficient pass-parallel architecture for EBCOT in JPEG2000
    Chiang, JS
    Lin, YS
    Hsieh, CY
    2002 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL I, PROCEEDINGS, 2002, : 773 - 776
  • [2] Pass-Parallel VLSI Architecture of BPC for Embedded Block Coder in JPEG2000
    Gavvala, Ramulu
    Chandra, S. Sharath
    Gopal, M. Madana
    Rao, S. Srinivasa
    2012 ASIA PACIFIC CONFERENCE ON POSTGRADUATE RESEARCH IN MICROELECTRONICS & ELECTRONICS (PRIMEASIA), 2012, : 111 - 117
  • [3] An efficient pass-parallel architecture for embedded block coder in JPEG 2000
    Ghodhbani, Refka
    Saidani, Taoufik
    Horrigue, Layla
    Atri, Mohamed
    JOURNAL OF REAL-TIME IMAGE PROCESSING, 2019, 16 (05) : 1595 - 1606
  • [4] An Efficient Pass-Parallel Architecture for Embedded Block Coder in JPEG 2000
    Sarawadekar, Kishor
    Banerjee, Swapna
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS FOR VIDEO TECHNOLOGY, 2011, 21 (06) : 825 - 836
  • [5] An efficient pass-parallel architecture for embedded block coder in JPEG 2000
    Refka Ghodhbani
    Taoufik Saidani
    Layla Horrigue
    Mohamed Atri
    Journal of Real-Time Image Processing, 2019, 16 : 1595 - 1606
  • [6] Full pass-parallel architecture for EBCOT-Tier1 encoder in JPEG2000
    Institute of Artificial Intelligence and Robotics, Xi'an Jiaotong University, Xi'an 710049, China
    Dianzi Yu Xinxi Xuebao, 2006, 12 (2362-2366):
  • [7] High-throughput MQ Encoder for Pass-Parallel EBCOT in JPEG2000
    Bao, Na
    Jiang, Zhe
    Qi, Zhiheng
    Zhang, Wei
    2015 28TH IEEE INTERNATIONAL SYSTEM-ON-CHIP CONFERENCE (SOCC), 2015, : 410 - 414
  • [8] Efficient memory architecture for JPEG2000 entropy codec
    Sugano, Hiroki
    Tsutsui, Hiroshi
    Masuzaki, Takahiko
    Onoye, Takao
    Ochi, Hiroyuki
    Nakamura, Yukihiro
    2006 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, PROCEEDINGS, 2006, : 2881 - 2884
  • [9] High Speed and Memory Efficient Parallel Bit Plane Coding Architecture for JPEG2000
    Suman, Tenugu
    Chatterjee, Sumit Kumar
    Chakrabarti, Indrajit
    SIXTH INDIAN CONFERENCE ON COMPUTER VISION, GRAPHICS & IMAGE PROCESSING ICVGIP 2008, 2008, : 232 - 237
  • [10] High speed memory efficient EBCOT architecture for JPEG2000
    Fang, HC
    Wang, TC
    Lian, CJ
    Chang, TH
    Chen, LG
    PROCEEDINGS OF THE 2003 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL II: COMMUNICATIONS-MULTIMEDIA SYSTEMS & APPLICATIONS, 2003, : 736 - 739