Analyses of flip chip bumps and solder joints for six sigma manufacturing

被引:4
|
作者
Wolverton, M [1 ]
Chan, YW [1 ]
Baughn, T [1 ]
机构
[1] Raytheon Elect, Dallas, TX 75266 USA
关键词
D O I
10.1109/ITHERM.1998.689536
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
The manufacture of six sigma quality, high density interconnects, by use of tin-lead solder flip chip bumps, has prompted the application of computational analysis tools to assist in establishing the significance of the variation of the bump. Analytical model results and finite element predictions of solder joint geometry were compared to measured data. The solder geometric data and independently established component and substrate warpage were combined to calculate the manufacturability of the interconnect.
引用
收藏
页码:166 / 170
页数:5
相关论文
共 50 条
  • [41] Numerical simulation for the Thermal Fatigue of Flip Chip Solder Joints
    Lin, Y. C.
    Lu, Jing-Hong
    Zhang, Jun
    MANUFACTURING SCIENCE AND ENGINEERING, PTS 1-5, 2010, 97-101 : 3963 - +
  • [42] Interfacial morphology and shear deformation of flip chip solder joints
    J. W. Jang
    C. Y. Liu
    P. G. Kim
    K. N. Tu
    A. K. Mal
    D. R. Frear
    Journal of Materials Research, 2000, 15 : 1679 - 1687
  • [43] Interfacial morphology and shear deformation of flip chip solder joints
    Jang, JW
    Liu, CY
    Kim, PG
    Tu, KN
    Mal, AK
    Frear, DR
    JOURNAL OF MATERIALS RESEARCH, 2000, 15 (08) : 1679 - 1687
  • [44] Predicting the liquid formation for the solder joints in flip chip technology
    Chen, Wen-Hwa
    Lin, Shu-Ru
    Chiang, Kuo-Ning
    JOURNAL OF ELECTRONIC PACKAGING, 2006, 128 (04) : 331 - 338
  • [45] Fatigue life analysis of solder joints in flip chip bonding
    Tsukada, Y
    Nishimura, H
    Sakane, M
    Ohnami, M
    JOURNAL OF ELECTRONIC PACKAGING, 2000, 122 (03) : 207 - 213
  • [46] Vibration fatigue test and analysis for flip chip solder joints
    Che, FX
    Pang, HLJ
    Wong, FL
    Lim, GH
    Low, TH
    PROCEEDINGS OF 5TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE, 2003, : 107 - 113
  • [47] Flip chip interconnect systems using wire stud bumps and lead free solder
    Zama, S
    Baldwin, DF
    Hikami, T
    Murata, H
    50TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE - 2000 PROCEEDINGS, 2000, : 1111 - 1117
  • [48] Fluxless flip chip technique with Sn-rich Au/Sn solder bumps
    Kim, D
    Lee, CC
    Sokolowski, WM
    53RD ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, 2003 PROCEEDINGS, 2003, : 840 - 843
  • [49] Size Effect on the Electromigration Characteristics of Flip Chip Pb-free Solder Bumps
    Gahui Kim
    Kirak Son
    Jang-Hee Lee
    Young-Chang Joo
    Young-Bae Park
    Electronic Materials Letters, 2022, 18 : 431 - 439
  • [50] A Comparison Study of Electromigration Performance of Pb-free Flip Chip Solder Bumps
    Su, Peng
    Li, Li
    2009 IEEE 59TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE, VOLS 1-4, 2009, : 903 - 908