Analyses of flip chip bumps and solder joints for six sigma manufacturing

被引:4
|
作者
Wolverton, M [1 ]
Chan, YW [1 ]
Baughn, T [1 ]
机构
[1] Raytheon Elect, Dallas, TX 75266 USA
关键词
D O I
10.1109/ITHERM.1998.689536
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
The manufacture of six sigma quality, high density interconnects, by use of tin-lead solder flip chip bumps, has prompted the application of computational analysis tools to assist in establishing the significance of the variation of the bump. Analytical model results and finite element predictions of solder joint geometry were compared to measured data. The solder geometric data and independently established component and substrate warpage were combined to calculate the manufacturability of the interconnect.
引用
收藏
页码:166 / 170
页数:5
相关论文
共 50 条
  • [31] ELECTROPLATED SOLDER JOINTS FOR FLIP-CHIP APPLICATIONS
    YUNG, EK
    TURLIK, I
    IEEE TRANSACTIONS ON COMPONENTS HYBRIDS AND MANUFACTURING TECHNOLOGY, 1991, 14 (03): : 549 - 559
  • [32] Mesomechanical modelling of SnAgCu solder joints in flip chip
    Gong, Jicheng
    Liu, Changqing
    Conway, Paul P.
    Silberschmidt, Vadirn V.
    COMPUTATIONAL MATERIALS SCIENCE, 2008, 43 (01) : 199 - 211
  • [33] Behaviour of platinum as UBM in flip chip solder joints
    Klein, M
    Wiens, B
    Hutter, M
    Oppermann, H
    Aschenbrenner, R
    Reichl, H
    50TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE - 2000 PROCEEDINGS, 2000, : 40 - 45
  • [34] Effects of electromigration on microstructural evolution of eutectic SnPb flip chip solder bumps
    Kim, Dae-Gon
    Moon, Won-Chul
    Jung, Seung-Boo
    MICROELECTRONIC ENGINEERING, 2006, 83 (11-12) : 2391 - 2395
  • [35] Calculation of shape and experimental creation of AuSn solder bumps for flip chip applications
    Hutter, M
    Oppermann, H
    Engelmann, G
    Wolf, J
    Ehrmann, O
    Aschenbrenner, R
    Reichl, H
    52ND ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, 2002 PROCEEDINGS, 2002, : 282 - 288
  • [36] Electromigration behavior of flip-chip solder bumps subjected to RF stressing
    Ramanathan, Lakshmi N.
    Jang, Jin-Wook
    Tang, Jinbang
    Frear, D. R.
    58TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, PROCEEDINGS, 2008, : 325 - 329
  • [37] Interfacial delamination near solder bumps and UBM in flip-chip packages
    Gu, Y
    Nakamura, T
    Chen, WT
    Cotterell, B
    JOURNAL OF ELECTRONIC PACKAGING, 2001, 123 (03) : 295 - 301
  • [38] Study of the UBM to copper interface robustness of solder bumps in flip chip packages
    Dreybrodt, J.
    Dupraz, Y.
    MICROELECTRONICS RELIABILITY, 2014, 54 (9-10) : 1969 - 1971
  • [39] The simulation and analysis of current crowding and Joule heat in flip chip solder bumps
    Liu, Peisheng
    Yang, Longlong
    Hang, Jinxin
    Lu, Ying
    Key Engineering Materials, 2015, 645 : 319 - 324
  • [40] Ultra low alpha emission lead free solder for flip chip bumps
    Moriwaka, Y
    Takahashi, S
    Kohinata, M
    Uchiyama, N
    2001 INTERNATIONAL SYMPOSIUM ON MICROELECTRONICS, PROCEEDINGS, 2001, 4587 : 559 - 564