Flip chip interconnect systems using wire stud bumps and lead free solder

被引:10
|
作者
Zama, S [1 ]
Baldwin, DF [1 ]
Hikami, T [1 ]
Murata, H [1 ]
机构
[1] Georgia Inst Technol, AdAPT Lab, Atlanta, GA 30332 USA
关键词
D O I
10.1109/ECTC.2000.853310
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This research focuses on flip chip interconnect systems consisting of wire stud bumps and solder alloy. Conventional gold (Au) wire stud bumps and new copper (Cu) wire stud bumps were formed on the chip by wire bumping. Cu wire studs were bumped by controlling the ramp of ultrasonic power to eliminate the occurrence of under-pad chip cracks which tend to occur with high strength bonding wire. Lead free 96Sn3.5Ag0.5Cu alloy was used to interconnect the wire studs and printed circuit board. A comparison is made with conventional eutectic 63Sn37Pb alloy and 60In40Pb alloy. A more stable solder connection was created when Cu wire stud bumps were used, compared with Au wire stud bumps. The improved stability is due to reduced intermetallic compound formation with the solder alloy. Test vehicles were assembled with two different Direct Chip Attachment (DCA) processes. When a conventional flip chip assembly and reflow was used, the lead free test vehicles exhibited process failure. On the other hand, when solder reflow and underfill cure were performed at the same time by using a high accuracy flip chip bonder, the reliability of lead free test vehicles in thermal shock improved.
引用
收藏
页码:1111 / 1117
页数:3
相关论文
共 50 条
  • [1] Flip chip interconnect systems using copper wire stud bump and lead free solder
    Zama, S
    Baldwin, DF
    Hikami, T
    Murata, H
    [J]. IEEE TRANSACTIONS ON ELECTRONICS PACKAGING MANUFACTURING, 2001, 24 (04): : 261 - 268
  • [2] Ultra low alpha emission lead free solder for flip chip bumps
    Moriwaka, Y
    Takahashi, S
    Kohinata, M
    Uchiyama, N
    [J]. 2001 INTERNATIONAL SYMPOSIUM ON MICROELECTRONICS, PROCEEDINGS, 2001, 4587 : 559 - 564
  • [3] LEAD-FREE SOLDER PASTE SELECTION AND SOLDER JOINT RELIABILITY FOR COPPER STUD FLIP CHIP
    Wen, Fon Bih
    Krishnan, Shutesh
    Chan, Yo Meng
    [J]. 2008 EMAP CONFERENCE PROCEEDINGS, 2008, : 80 - 83
  • [4] Electromigration behavior of lead-free solder flip chip bumps on NiP/Cu metallization
    Jang, J. W.
    Ramanathan, L. N.
    Frear, D. R.
    [J]. JOURNAL OF APPLIED PHYSICS, 2008, 103 (12)
  • [5] Reliability evaluations of chip interconnect in lead-free solder systems
    Guo, YF
    Lin, JK
    De Silva, A
    [J]. 52ND ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, 2002 PROCEEDINGS, 2002, : 1275 - 1280
  • [6] Wetting characterization of Flip chip's Lead-Free Solder Interconnect Using Surface Evolver.
    Lim, S. F.
    Nurulakmal, M. S.
    [J]. REGIONAL CONFERENCE ON MATERIALS AND ASEAN MICROSCOPY CONFERENCE 2017 (RCM & AMC 2017), 2018, 1082
  • [7] Flip chip interconnection using copper wire bumps
    Baldwin, Daniel F.
    [J]. Advanced Packaging, 2006, 15 (03):
  • [8] Gold stud bumps in flip-chip applications
    [J]. Jordan, J., 1600, Horizon House (46):
  • [9] Electromigration-induced β-Sn grain rotation in lead-free flip chip solder bumps
    Huang, M. L.
    Kuang, J. M.
    Sun, H. Y.
    [J]. 2019 IEEE 69TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2019, : 2036 - 2041
  • [10] Shear failure analysis of sub-50 μm flip chip lead-free solder bumps
    Huang, Mingliang
    [J]. HDP'07: Proceedings of the 2007 International Symposium on High Density Packaging and Microsystem Integration, 2007, : 145 - 148