A 9 bit 400 MHz CMOS double-sampled sample-and-hold amplifier

被引：2

作者：

Roy, Sounak ^{[1
]}

Banerjee, Swapna ^{[1
]}

机构：

[1] Indian Inst Technol, Dept Elect & Elect Commun Engn, Kharagpur 721302, W Bengal, India

来源：

21ST INTERNATIONAL CONFERENCE ON VLSI DESIGN: HELD JOINTLY WITH THE 7TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS, PROCEEDINGS | 2008年

关键词：

D O I：

10.1109/VLSI.2008.78

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

A fully differential CMOS sample and hold amplifier(SHA) is described here. The circuit is designed as a front end sampler of a low-power,high-speed analog to digital converter. The SHA uses double-sampling technique to achieve high speed with reasonably low power consumption. Using 0.18 proportional to CMOS technology,a resolution of 9 bit has been achieved at a sampling rate of 400MHz. Also,to acquire superior linearity, boot-strapping technique has been used while implementing the switches and to reduce clock feed through, concept of bottom plate sampling has been utilized. Using a supply voltage of 1.8 V and a signal swing of 0.6V(pp) the circuit consumes approximately 10 mW of power.

引用

页码：323 / +

页数：2

共 50 条

[21] A 200-MHz CMOS mixed-mode sample-and-hold circuit for pipelined ADCs
Jiang, Shan
Do, Manh Anh
Yeo, Kiat Seng
[J]. IFIP VLSI-SOC 2006: IFIP WG 10.5 INTERNATIONAL CONFERENCE ON VERY LARGE SCALE INTEGRATION & SYSTEM-ON-CHIP, 2006, : 352 - +
[22] A 200 MHz 4.8 mW 3 V Fully Differential CMOS Sample-and-Hold Circuit with Low Hold Pedestal
Tsung-Sum Lee
Chi-Chang Lu
[J]. Analog Integrated Circuits and Signal Processing, 2005, 45 : 37 - 46
[23] Improved Sample-and-Hold Circuit with Operational Amplifier.
Oschmann, Juergen
[J]. 1978, 27 (10): : 75 - 76
[24] A 200 MHz 4.8 mW 3 V fully differential CMOS sample-and-hold circuit with low hold pedestal
Lee, TS
Lu, CC
[J]. ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2005, 45 (01) : 37 - 46
[25] Inverting sample-and-hold amplifier requires no external resistors
Stofka, Marian
[J]. EDN, 2007, 52 (16) : 68 - +
[26] An experimental low-power CMOS pipeline ADC using feedforward sample-and-hold amplifier
Tam, CT
Elmasry, MI
[J]. UNIVERSITY AND INDUSTRY - PARTNERS IN SUCCESS, CONFERENCE PROCEEDINGS VOLS 1-2, 1998, : 257 - 260
[27] AN INTEGRATED AMPLIFIER AND SAMPLE-AND-HOLD ANALOG MULTIPLEXER MODULE
BERNSTEIN, D
HUTCHINSON, D
[J]. IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 1982, 29 (01) : 294 - 298
[28] A 200-MHz 15-mW BiCMOS sample-and-hold amplifier with 3 V supply
Razavi, B
[J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1995, 30 (12) : 1326 - 1332
[29] DOUBLE PULSING INCREASES SAMPLE-AND-HOLD ACCURACY
PSHAENICH, A
[J]. ELECTRONICS, 1983, 56 (12): : 126 - 127
[30] A 0.8-V 250-MSample/s double-sampled inverse-flip-around sample-and-hold circuit based on switched-opamp architecture
Ou, Hsin-Hung
Liu, Bin-Da
Chang, Soon-Jyh
[J]. IEICE TRANSACTIONS ON ELECTRONICS, 2008, E91C (09): : 1480 - 1487

← 1 2 3 4 5 →