FullReuse: A Novel ReRAM-based CNN Accelerator Reusing Data in Multiple Levels

被引:0
|
作者
Luo, Changhang [1 ]
Diao, Jietao [1 ]
Chen, Changlin [1 ]
机构
[1] Natl Univ Def Technol, Res Ctr Intelligent Devices Circuits & Syst, Changsha, Peoples R China
基金
中国国家自然科学基金;
关键词
ReRAM; convolutional neural networks; hardware accelerator; data reuse;
D O I
10.1109/icicm50929.2020.9292144
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The processing of Convolutional Neural Network (CNN) involves a large amount of data movements and thus usually causes significant latency and energy consumption. Resistive Random Access Memory (ReRAM) based CNN accelerators with Processing-In-Memory (PIM) architecture are deemed as a promising solution to improve the energy efficiency. However, the weight mapping methods and the corresponding dataflow in state of the art accelerators are not yet well designed to fully explore the possible data reuse in the CNN inference. In this paper, we propose a new ReRAM based PIM architecture named FullReuse in which all types of data reuse are realized with novel simple hardware circuit. The latency and energy consumption in the buffer and interconnect for data movements are minimized. Experiments with the VGG-network on the NeuroSim platform shows that the FullReuse can achieve up to 1.6 times improvement in the processing speed when compare with state of the art accelerators with comparable power efficiency and 14% area overhead.
引用
收藏
页码:177 / 183
页数:7
相关论文
共 50 条
  • [31] ReRAM-Sharing: Fine-Grained Weight Sharing for ReRAM-Based Deep Neural Network Accelerator
    Song, Zhuoran
    Li, Dongyue
    He, Zhezhi
    Liang, Xiaoyao
    Jiang, Li
    2021 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2021,
  • [32] An Agile Precision-Tunable CNN Accelerator based on ReRAM
    He, Yintao
    Wang, Ying
    Wang, Yongchen
    Li, Huawei
    Li, Xiaowei
    2019 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN (ICCAD), 2019,
  • [33] ReCSA: a dedicated sort accelerator using ReRAM-based content addressable memory
    LI Huize
    JIN Hai
    ZHENG Long
    HUANG Yu
    LIAO Xiaofei
    Frontiers of Computer Science, 2023, 17 (02)
  • [34] A Novel Architecture Design for Output Significance Aligned Flow with Adaptive Control in ReRAM-based Neural Network Accelerator
    Li, Taozhong
    Jing, Naifeng
    Jiang, Jianfei
    Wang, Qin
    Mao, Zhigang
    Chen, Yiran
    ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2022, 27 (06)
  • [35] An efficient ReRAM-based inference accelerator for convolutional neural networks via activation reuse
    Chen, Yan
    Zhang, Jing
    Xu, Yuebing
    Zhang, Yingjie
    Zhang, Renyuan
    Nakashima, Yasuhiko
    IEICE ELECTRONICS EXPRESS, 2019, 16 (18) : 1 - 5
  • [36] FPSA: A Full System Stack Solution for Reconfigurable ReRAM-based NN Accelerator Architecture
    Ji, Yu
    Zhang, Youyang
    Xie, Xinfeng
    Li, Shuangchen
    Wang, Peiqi
    Hu, Xing
    Zhang, Youhui
    Xie, Yuan
    TWENTY-FOURTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS (ASPLOS XXIV), 2019, : 733 - 747
  • [37] ReaDy: A ReRAM-Based Processing-in-Memory Accelerator for Dynamic Graph Convolutional Networks
    Huang, Yu
    Zheng, Long
    Yao, Pengcheng
    Wang, Qinggang
    Liu, Haifeng
    Liao, Xiaofei
    Jin, Hai
    Xue, Jingling
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2022, 41 (11) : 3567 - 3578
  • [38] ReHy: A ReRAM-Based Digital/Analog Hybrid PIM Architecture for Accelerating CNN Training
    Jin, Hai
    Liu, Cong
    Liu, Haikun
    Luo, Ruikun
    Xu, Jiahong
    Mao, Fubing
    Liao, Xiaofei
    IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 2022, 33 (11) : 2872 - 2884
  • [39] An Empirical Fault Vulnerability Exploration of ReRAM-Based Process-in-Memory CNN Accelerators
    Dorostkar, Aniseh
    Farbeh, Hamed
    Zarandi, Hamid R.
    IEEE TRANSACTIONS ON RELIABILITY, 2024, : 1 - 15
  • [40] A ReRAM-Based Convolutional Neural Network Accelerator Using the Analog Layer Normalization Technique
    Gi, Sang-Gyun
    Lee, Hyunkeun
    Jang, Jingon
    Lee, Byung-Geun
    IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2023, 70 (06) : 6442 - 6451