ReCSA: a dedicated sort accelerator using ReRAM-based content addressable memory

被引:0
|
作者
LI Huize
JIN Hai
ZHENG Long
HUANG Yu
LIAO Xiaofei
机构
[1] NationalEngineeringResearchCenterforBigDataTechnologyandSystem,ServicesComputingTechnologyandSystemLab,ClustersandGridComputingLab,SchoolofComputerScienceandTechnology,HuazhongUniversityofScienceandTechnology,Wuhan,China
关键词
ReCAM; parallel sorting; architecture design; processing-in-memory;
D O I
暂无
中图分类号
TP333 [存贮器];
学科分类号
摘要
With the increasing amount of data, there is an urgent need for efficient sorting algorithms to process large data sets. Hardware sorting algorithms have attracted much attention because they can take advantage of different hardware’s parallelism. But the traditional hardware sort accelerators suffer "memory wall" problems since their multiple rounds of data transmission between the memory and the processor. In this paper, we utilize the in-situ processing ability of the ReRAM crossbar to design a new ReCAM array that can process the matrix-vector multiplication operation and the vector-scalar comparison in the same array simultaneously. Using this designed ReCAM array, we present ReCSA, which is the first dedicated ReCAM-based sort accelerator. Besides hardware designs, we also develop algorithms to maximize memory utilization and minimize memory exchanges to improve sorting performance. The sorting algorithm in ReCSA can process various data types, such as integer, float, double, and strings. We also present experiments to evaluate the performance and energy efficiency against the state-of-the-art sort accelerators. The experimental results show that ReCSA has 90.92×, 46.13×, 27.38×, 84.57×, and 3.36× speedups against CPU-, GPU-, FPGA-, NDP-, and PIM-based platforms when processing numeric data sets. ReCSA also has 24.82×, 32.94×, and 18.22× performance improvement when processing string data sets compared with CPU-, GPU-, and FPGA-based platforms.
引用
收藏
相关论文
共 50 条
  • [1] ReCSA: a dedicated sort accelerator using ReRAM-based content addressable memory
    Li, Huize
    Jin, Hai
    Zheng, Long
    Huang, Yu
    Liao, Xiaofei
    FRONTIERS OF COMPUTER SCIENCE, 2023, 17 (02)
  • [2] ReCSA: a dedicated sort accelerator using ReRAM-based content addressable memory
    Huize Li
    Hai Jin
    Long Zheng
    Yu Huang
    Xiaofei Liao
    Frontiers of Computer Science, 2023, 17
  • [3] ReSQM: Accelerating Database Operations Using ReRAM-Based Content Addressable Memory
    Li, Huize
    Jin, Hai
    Zheng, Long
    Liao, Xiaofei
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2020, 39 (11) : 4030 - 4041
  • [4] ReSMA: Accelerating Approximate String Matching using ReRAM-based Content Addressable Memory
    Li, Huize
    Jin, Hai
    Zheng, Long
    Huang, Yu
    Liao, Xiaofei
    Duan, Zhuohui
    Chen, Dan
    Gui, Chuangyi
    PROCEEDINGS OF THE 59TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, DAC 2022, 2022, : 991 - 996
  • [5] RED: A ReRAM-based Deconvolution Accelerator
    Fan, Zichen
    Li, Ziru
    Li, Bing
    Chen, Yiran
    Li, Hai
    2019 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE), 2019, : 1763 - 1768
  • [6] ReRAM-based Accelerator for Deep Learning
    Li, Bing
    Song, Linghao
    Chen, Fan
    Qian, Xuehai
    Chen, Yiran
    Li, Hai
    PROCEEDINGS OF THE 2018 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE), 2018, : 815 - 820
  • [7] RePAIR: A ReRAM-based Processing-in-Memory Accelerator for Indel Realignment
    Wu, Ting
    Nien, Chin-Fu
    Chou, Kuang-Chao
    Cheng, Hsiang-Yun
    PROCEEDINGS OF THE 2022 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE 2022), 2022, : 400 - 405
  • [8] SRA: A Secure ReRAM-Based DNN Accelerator
    Zhao, Lei
    Zhang, Youtao
    Yang, Jun
    PROCEEDINGS OF THE 59TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, DAC 2022, 2022, : 355 - 360
  • [9] PipeLayer: A Pipelined ReRAM-Based Accelerator for Deep Learning
    Song, Linghao
    Qian, Xuehai
    Li, Hai
    Chen, Yiran
    2017 23RD IEEE INTERNATIONAL SYMPOSIUM ON HIGH PERFORMANCE COMPUTER ARCHITECTURE (HPCA), 2017, : 541 - 552
  • [10] ReaDy: A ReRAM-Based Processing-in-Memory Accelerator for Dynamic Graph Convolutional Networks
    Huang, Yu
    Zheng, Long
    Yao, Pengcheng
    Wang, Qinggang
    Liu, Haifeng
    Liao, Xiaofei
    Jin, Hai
    Xue, Jingling
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2022, 41 (11) : 3567 - 3578