Finite element analysis for solder ball failures in chip scale package

被引：35
|
作者：
Lee, T [1 ]
Lee, J [1 ]
Jung, I [1 ]
机构：
[1] Samsung Elect Co Ltd, Package Dev Team, Suwon 449711, South Korea
来源：
MICROELECTRONICS RELIABILITY | 1998年 / 38卷 / 12期
关键词：
D O I：
10.1016/S0026-2714(98)00163-2
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
The failure mechanism of solder ball connect in chip scale package (CSP) utilizing wire-bonded ball grid array was elucidated using finite element analysis in this study. The macro-micro-coupling technique was used in the current model. There exist two factors which contribute to solder ball cracking: shear stress due to thermal expansion mismatch between the package and the PCB and warpage of the package itself. This study revealed that shear stress due to the thermal expansion mismatch prevailed over warpage of the package in causing the solder ball cracking in the present type of CSP. (C) 1998 Elsevier Science Ltd. All rights reserved.
引用
收藏
页码：1941 / 1947
页数：7
相关论文
共 50 条
  • [31] Temporal and frequency characteristic analysis of margin-related failures caused by an intermittent nano-scale fracture of the solder ball in a BGA package device
    Lee, Hosung
    Baeg, Sanghyeon
    Hua, Nelson
    Wen, ShiJie
    MICROELECTRONICS RELIABILITY, 2017, 69 : 88 - 99
  • [32] Nonlinear fracture mechanics analysis of wafer level chip scale package solder joints with cracks
    Lau, JH
    Pan, SH
    Chang, C
    2000 INTERNATIONAL SYMPOSIUM ON MICROELECTRONICS, 2000, 4339 : 857 - 865
  • [33] Growth kinetics of intermetallic compounds in chip scale package solder joint
    Tu, PL
    Chan, YC
    Hung, KC
    Lai, JKL
    SCRIPTA MATERIALIA, 2001, 44 (02) : 317 - 323
  • [34] Electromigration time to failure simulation for solder bumps of a chip scale package
    Wang, Shinan
    Liang, Lihua
    Zhang, Yuanxiang
    Liu, Yong
    Irving, Scott
    Luk, Timwah
    ICEPT: 2007 8TH INTERNATIONAL CONFERENCE ON ELECTRONICS PACKAGING TECHNOLOGY, PROCEEDINGS, 2007, : 661 - +
  • [35] Wafer Level Chip Scale Package Failure Mode Prediction using Finite Element Modeling
    Dudash, Viktor
    Machani, Kashi Vishwanath
    Boehme, Bjoern
    Capecchi, Simone
    Ok, Jungtae
    Meier, Karsten
    Kuechenmeister, Frank
    Wieland, Marcel
    Bock, Karlheinz
    2023 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM, IRPS, 2023,
  • [36] Application of finite element analysis on flip chip ball grid array package with 65nm Cu/low-κ device
    Yeo, Alfred
    Min, Tan Ai
    Lee, Charles
    EPTC 2006: 8TH ELECTRONIC PACKAGING TECHNOLOGY CONFERENCE, VOLS 1 AND 2, 2006, : 227 - 232
  • [37] Drop test analysis of ball grid array package using finite element methods
    Chandana, Y. Venkata Naga
    Kumar, N. Venu
    MATERIALS TODAY-PROCEEDINGS, 2022, 64 : 675 - 679
  • [38] Drop test analysis of ball grid array package using finite element methods
    Chandana, Y. Venkata Naga
    Kumar, N. Venu
    MATERIALS TODAY-PROCEEDINGS, 2022, 64 : 675 - 679
  • [39] Finite element analysis of solder joint reliability of 3D packaging chip
    Sun L.
    Zhang Y.
    Chen M.
    Zhang L.
    Miao N.
    Hanjie Xuebao/Transactions of the China Welding Institution, 2021, 42 (01): : 49 - 53
  • [40] Chip Scale Packaging with Surface Mountable Solder Ball Terminals for Microsensors
    Lee, Ahra
    Lee, SangChul
    Lee, Sungsik
    Je, Chang Han
    Jung, Sunghae
    Lee, Myoung-Lae
    Hwang, Gunn
    Yu, Byoung-Gon
    Choi, Chang Auck
    2009 4TH IEEE INTERNATIONAL CONFERENCE ON NANO/MICRO ENGINEERED AND MOLECULAR SYSTEMS, VOLS 1 AND 2, 2009, : 612 - 615
12345