Finite element analysis for solder ball failures in chip scale package

被引：35
|
作者：
Lee, T [1 ]
Lee, J [1 ]
Jung, I [1 ]
机构：
[1] Samsung Elect Co Ltd, Package Dev Team, Suwon 449711, South Korea
来源：
MICROELECTRONICS RELIABILITY | 1998年 / 38卷 / 12期
关键词：
D O I：
10.1016/S0026-2714(98)00163-2
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
The failure mechanism of solder ball connect in chip scale package (CSP) utilizing wire-bonded ball grid array was elucidated using finite element analysis in this study. The macro-micro-coupling technique was used in the current model. There exist two factors which contribute to solder ball cracking: shear stress due to thermal expansion mismatch between the package and the PCB and warpage of the package itself. This study revealed that shear stress due to the thermal expansion mismatch prevailed over warpage of the package in causing the solder ball cracking in the present type of CSP. (C) 1998 Elsevier Science Ltd. All rights reserved.
引用
收藏
页码：1941 / 1947
页数：7
相关论文
共 50 条
  • [21] Chip scale package (CSP) solder joint reliability and modeling
    Amagai, M
    2ND 1998 IEMT/IMC SYMPOSIUM, 1998, : 216 - 223
  • [22] Chip Scale Package (CSP) solder joint reliability and modeling
    Amagai, M
    MICROELECTRONICS RELIABILITY, 1999, 39 (04) : 463 - 477
  • [23] Chip Scale Package (CSP) solder joint reliability and modeling
    Amagai, M
    1998 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM PROCEEDINGS - 36TH ANNUAL, 1998, : 260 - 268
  • [24] Temperature cycling analysis for ball grid array package using finite element analysis
    Zulkifli, Muhammad Nubli
    Jamal, Zul Azhar Zahid
    Quadir, Ghulam Abdul
    MICROELECTRONICS INTERNATIONAL, 2011, 28 (01) : 17 - 28
  • [25] Parametric finite element analysis of solder joint reliability of flip chip on board
    Goh, Teck Joo
    Proceedings of the Electronic Packaging Technology Conference, EPTC, 1998, : 57 - 62
  • [26] Parametric finite element analysis of solder joint reliability of flip chip on board
    Goh, TJ
    2ND ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE, PROCEEDINGS, 1998, : 57 - 62
  • [27] Vibration reliability test and finite element analysis for flip chip solder joints
    Che, F. X.
    Pang, John H. L.
    MICROELECTRONICS RELIABILITY, 2009, 49 (07) : 754 - 760
  • [28] Experimental and finite element analysis of cavity down BGA package solder joint reliability
    Zhang, LL
    Chee, SS
    Maheshwari, A
    Funcell, A
    PROCEEDINGS OF 3RD ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE, 2000, : 391 - 397
  • [29] A Novel Approach to Assess Board Level Solder Joint Reliability for Flip-Chip on Leadframe Package Using Finite Element Analysis
    Li, Guangxu
    Gurrum, Siva P.
    Mortan, Frank
    Jiang, Li
    Arroyo, Carlos
    PROCEEDINGS OF THE IEEE 74TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE, ECTC 2024, 2024, : 229 - 233
  • [30] FINITE-ELEMENT ANALYSIS FOR SOLDER BALL CONNECT (SBC) STRUCTURAL DESIGN OPTIMIZATION
    CORBIN, JS
    IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 1993, 37 (05) : 585 - 596
12345