High-Speed PCAP Configuration Scrubbing on Zynq-7000 All Programmable SoCs

被引:15
|
作者
Stoddard, Aaron [1 ]
Gruwell, Ammon [1 ]
Zabriskie, Peter [1 ]
Wirthlin, Michael [1 ]
机构
[1] Brigham Young Univ, Dept Elect & Comp Engn, NSF Ctr High Performance Reconfigurable Comp CHRE, Provo, UT 84602 USA
来源
2016 26TH INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS (FPL) | 2016年
基金
美国国家科学基金会;
关键词
SEU; DESIGN;
D O I
10.1109/FPL.2016.7577301
中图分类号
TP31 [计算机软件];
学科分类号
081202 ; 0835 ;
摘要
Configuration scrubbing is a technique used for repairing Single Event Upsets (SEUs) within the configuration memory of an FPGA. Scrubbing approaches have been developed using hardware external to the FPGA communicating through a configuration port and using hardware within the FPGA by communicating with an internal configuration port (ICAP). More recent FPGAs such as the Xilinx Zynq 7-Series SoCs provide internal programmable processors that can configure the FPGA logic very rapidly using an internal Processor Configuration Access Port (PCAP). These SoC/FPGAs also provide automatic internal scrubbing through the use of high-speed readback and configuration error correction. This paper presents a novel form of FPGA configuration scrubbing for the Zynq-7000 SoC family by combining the highspeed PCAP configuration port with internal scrubbing. This novel scrubber corrects single-bit upsets in several microseconds and detects these upsets in 8 ms.
引用
收藏
页数:8
相关论文
共 50 条
  • [31] HIGH-SPEED PROGRAMMABLE LOGIC ARRAY ADDERS
    WEINBERGER, A
    IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 1979, 23 (02) : 163 - 178
  • [32] Testing high-speed SoCs using low-speed ATEs
    Nourani, M
    Chin, J
    20TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 2002, : 133 - 138
  • [33] All-electronic high-speed programmable wavelength tuning of picosecond optical parametric oscillator
    Klein, ME
    Robertson, A
    Tremont, MA
    Boller, KJ
    Wallenstein, R
    ELECTRONICS LETTERS, 2000, 36 (13) : 1136 - 1138
  • [34] High-speed scrubbing demonstration using an optically reconfigurable gate array
    Fujimori, Takumi
    Watanabe, Minoru
    OPTICS EXPRESS, 2017, 25 (07): : 7807 - 7817
  • [35] Test challenges for high-speed buses in today's SOCs
    Geary, G
    Butler, Z
    Callahan, P
    Kamm, M
    EE-EVALUATION ENGINEERING, 1999, 38 (07): : 14 - +
  • [36] Signal integrity: Fault modeling and testing in high-speed SoCs
    Nourani, M
    Attarha, A
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2002, 18 (4-5): : 539 - 554
  • [37] Signal Integrity: Fault Modeling and Testing in High-Speed SoCs
    Mehrdad Nourani
    Amir Attarha
    Journal of Electronic Testing, 2002, 18 : 539 - 554
  • [38] ON HIGH-SPEED COMPUTING WITH A PROGRAMMABLE LINEAR-ARRAY
    LEE, PZ
    KEDEM, ZM
    JOURNAL OF SUPERCOMPUTING, 1990, 4 (03): : 223 - 249
  • [39] HIGH-SPEED STATIC PROGRAMMABLE LOGIC ARRAY IN LOCMOS
    MAY, P
    SCHIERECK, FC
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1976, 11 (03) : 365 - 369
  • [40] A Programmable Computational Image Sensor for High-Speed Vision
    Yang, Jie
    Shi, Cong
    Long, Xitian
    Wu, Nanjian
    INTERNATIONAL SYMPOSIUM ON PHOTOELECTRONIC DETECTION AND IMAGING 2013: IMAGING SENSORS AND APPLICATIONS, 2013, 8908