HIGH-SPEED PROGRAMMABLE LOGIC ARRAY ADDERS

被引：12

|

作者：

WEINBERGER, A

机构：

来源：

IBM JOURNAL OF RESEARCH AND DEVELOPMENT | 1979年 / 23卷 / 02期

关键词：

D O I：

10.1147/rd.232.0163

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

引用

收藏

页码：163 / 178

页数：16

相关论文

共 50 条

[1] HIGH-SPEED STATIC PROGRAMMABLE LOGIC ARRAY IN LOCMOS
MAY, P
SCHIERECK, FC
[J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1976, 11 (03) : 365 - 369
[2] HIGH-SPEED DYNAMIC PROGRAMMABLE LOGIC ARRAY CHIP
WOOD, RA
[J]. IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 1975, 19 (04) : 379 - 383
[3] HIGH-SPEED ESFI SOS PROGRAMMABLE LOGIC ARRAY WITH AN MNOS VERSION
HORNINGER, K
[J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1975, 10 (05) : 331 - 336
[4] HIGH-SPEED LOGIC MODULES WITH PROGRAMMABLE FUNCTIONS
ZINOV, VG
SELIKOV, AV
[J]. INSTRUMENTS AND EXPERIMENTAL TECHNIQUES, 1987, 30 (05) : 1102 - 1107
[5] ON HIGH-SPEED COMPUTING WITH A PROGRAMMABLE LINEAR-ARRAY
LEE, PZ
KEDEM, ZM
[J]. JOURNAL OF SUPERCOMPUTING, 1990, 4 (03): : 223 - 249
[6] Array logic provides high-speed multiplication
Steinke, G
Won, M
[J]. EDN, 1996, 41 (15) : 93 - 94
[7] Design of high-speed and flexible controllers in programmable logic devices
Grbic, A
Srbljic, S
Vranesic, Z
[J]. CANADIAN CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING 2001, VOLS I AND II, CONFERENCE PROCEEDINGS, 2001, : 1265 - 1271
[8] High-speed wavelet implementation with field-programmable logic
Meyer-Bäse, U
Taylor, F
[J]. WAVELET APPLICATIONS VI, 1999, 3723 : 250 - 261
[9] High-speed multioperand decimal adders
Kenney, RD
Schulte, MJ
[J]. IEEE TRANSACTIONS ON COMPUTERS, 2005, 54 (08) : 953 - 963
[10] 3.3-V BiCMOS current mode logic circuits for high-speed adders
Bellaouar, A
Touzene, H
[J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1996, 31 (08) : 1165 - 1169

← 1 2 3 4 5 →