Smart move: A placement-aware retiming and replication method for field programmable gate arrays

被引:0
|
作者
Suaris, P [1 ]
Wang, DS [1 ]
Chou, NC [1 ]
机构
[1] Mentor Graph Corp, Wilsonville, OR 97007 USA
关键词
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
In this paper, a register smart move method performing placement-aware retiming and replication for sequential circuits implemented in field programmable gate arrays (FPGAs) is presented. This method integrates two major register move operations with circuit functionality unchanged. One operation moves registers across combinational components., called retiming. The other one moves registers across interconnect to reduce critical path delay. Register replication technique is used when the fanout of register to be moved is larger than one. Move budget is defined and used to guide the moves. An incremental placement is used to place retimed or replicated registers. Experiments show that the smart move method proposed in this paper can effectively reduce the path delay, achieving 16% in average of the maximum frequency for sequential circuits implemented in FPGAs.
引用
收藏
页码:67 / 70
页数:4
相关论文
共 50 条
  • [31] Yield enhancement of field-programmable gate arrays
    Howard, Neil J.
    Tyrrell, Andrew M.
    Allinson, Nigel M.
    IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 1994, 2 (01): : 115 - 123
  • [32] Activity estimation for field-programmable gate arrays
    Lamoureux, Julien
    Wilton, Steven J. E.
    2006 INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS, PROCEEDINGS, 2006, : 87 - 94
  • [33] Introducing Field Programmable Gate Arrays with Deeds Projects
    Donzellini, Giuliano
    Ponta, Domenico
    2014 4th Interdisciplinary Engineering Design Education Conference (IEDEC), 2014, : 58 - 65
  • [34] DBPM signal processing with field programmable gate arrays
    Lai Longwei
    Leng Yongbin
    Yi Xing
    Yan Yingbing
    Zhang Ning
    Yang Guisen
    Wang Baopeng
    Xiong Yun
    NUCLEAR SCIENCE AND TECHNIQUES, 2011, 22 (03) : 129 - 133
  • [35] LOGIC SYNTHESIS FOR FIELD-PROGRAMMABLE GATE ARRAYS
    HWANG, TT
    OWENS, RM
    IRWIN, MJ
    WANG, KH
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1994, 13 (10) : 1280 - 1287
  • [36] Field programmable gate arrays based overcurrent relays
    Ahuja, S
    Kothari, L
    Vishwakarma, DN
    Balasubramanian, SK
    ELECTRIC POWER COMPONENTS AND SYSTEMS, 2004, 32 (03) : 247 - 255
  • [37] SYNTHESIS METHODS FOR FIELD-PROGRAMMABLE GATE ARRAYS
    SANGIOVANNIVINCENTELLI, A
    ELGAMAL, A
    ROSE, J
    PROCEEDINGS OF THE IEEE, 1993, 81 (07) : 1057 - 1083
  • [38] The application of field programmable gate arrays in engineering education
    Kuczborski, W
    3RD GLOBAL CONGRESS ON ENGINEERING EDUCATION, CONGRESS PROCEEDINGS, 2002, : 319 - 321
  • [39] Design issues in field programmable gate arrays (FPGAs)
    Abd-El-Barr, M
    Vranesic, Z
    ICM'99: ELEVENTH INTERNATIONAL CONFERENCE ON MICROELECTRONICS - PROCEEDINGS, 1999, : 169 - 172
  • [40] Reliability of field programmable magnetic logic gate arrays
    Reiss, G
    Meyners, D
    APPLIED PHYSICS LETTERS, 2006, 88 (04) : 1 - 3