Introducing Field Programmable Gate Arrays with Deeds Projects

被引：0

作者：

Donzellini, Giuliano ^{[1
]}

Ponta, Domenico ^{[1
]}

机构：

[1] Univ Genoa, DITEN, I-16145 Genoa, Italy

来源：

2014 4th Interdisciplinary Engineering Design Education Conference (IEDEC) | 2014年

关键词：

Digital design; circuit simulation; embedded systems; engineering education; ASM; DSP; FSM; FPGA; HDL; VHDL; DIGITAL DESIGN;

D O I：

暂无

中图分类号：

G40 [教育学];

学科分类号：

040101 ; 120403 ;

摘要：

The introduction to the use of Field Programmable Gate Arrays in a first year course of digital design is nowadays advisable. A self-developed tool that integrates FPGA configuration and testing within Deeds, the simulation suite upon which the course is based, makes the full process straightforward and compatible with the beginners' skills. The tutorials that accompany the students' projects provide step-by-step instructions for their execution while, at the same time, serving as a synthetic introduction to Finite State Machines used stand-alone and as system controller and microcomputer programming and interfacing.

引用

页码：58 / 65

页数：8

共 50 条

[1] Application of field programmable gate arrays to space projects
Chiba, K
Sakaide, Y
Kuboyama, S
Sugimoto, K
[J]. EECC'97 - PROCEEDINGS OF THE THIRD ESA ELECTRONIC COMPONENTS CONFERENCE, 1997, 395 : 471 - 474
[2] Introducing field-programmable gate arrays in genotype phasing and imputation
Wienbrandt, Lars
Ellinghaus, David
[J]. BIOINFORMATICS ADVANCES, 2024, 4 (01):
[3] Field programmable gate arrays in space
Fernández-León, A
[J]. IEEE INSTRUMENTATION & MEASUREMENT MAGAZINE, 2003, 6 (04) : 42 - 48
[4] Fingerprinting Field Programmable Gate Arrays
Jyothi, Vinayaka
Poojari, Ashik
Stern, Richard
Karri, Ramesh
[J]. 2017 IEEE 35TH INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), 2017, : 337 - 340
[5] Field-programmable gate arrays
Marchal, P
[J]. COMMUNICATIONS OF THE ACM, 1999, 42 (04) : 57 - 59
[6] FIELD-PROGRAMMABLE GATE ARRAYS
JAY, C
[J]. MICROPROCESSORS AND MICROSYSTEMS, 1993, 17 (07) : 370 - 370
[7] Field-programmable gate arrays
Bhatia, D
[J]. VLSI DESIGN, 1996, 4 (04) : R1 - R2
[8] An approach for testing programmable/configurable field programmable gate arrays
Huang, WK
Lombardi, F
[J]. 14TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 1996, : 450 - 455
[9] RSA acceleration with field programmable gate arrays
Tiountchik, A
Trichina, E
[J]. INFORMATION SECURITY AND PRIVACY, 1999, 1587 : 164 - 176
[10] ANTIFUSE FIELD-PROGRAMMABLE GATE ARRAYS
GREENE, J
HAMDY, E
BEAL, S
[J]. PROCEEDINGS OF THE IEEE, 1993, 81 (07) : 1042 - 1056

← 1 2 3 4 5 →