RSA acceleration with field programmable gate arrays

被引：0
|
作者：
Tiountchik, A
Trichina, E
机构：
[1] Natl Acad Sci Belarus, Math Inst, Minsk 220072, BELARUS
[2] Univ S Australia, Adv Comp Res Ctr, Mawson Lakes, SA 5095, Australia
来源：
INFORMATION SECURITY AND PRIVACY | 1999年 / 1587卷
关键词：
D O I：
暂无
中图分类号：
TP31 [计算机软件];
学科分类号：
081202 ; 0835 ;
摘要：
An efficient implementations of modular exponentiation, i.e., the main building block in the RSA cryptographic scheme, is achieved by first designing a bit-level systolic array such that the whole procedure of modular exponentiation can be carried out entirely by a single unit without using global interconnections or memory to store intermediate results, and then mapping this design onto Xilinx XC6000 Field Programmable Gate Array.
引用
下载
收藏
页码：164 / 176
页数：13
相关论文
共 50 条
  • [1] Image synthesis acceleration using Field Programmable Gate Arrays
    Soldek, J
    TELSIKS '99: 4TH INTERNATIONAL CONFERENCE ON TELECOMMUNICATIONS IN MODERN SATELLITE, CABLE AND BROADCASTING SERVICES, PROCEEDINGS, VOLS 1 AND 2, 1999, : 177 - 181
  • [2] Acceleration of AES Encryption Algorithm Using Field Programmable Gate Arrays
    Smekal, David
    Frolka, Jakub
    Hajny, Jan
    IFAC PAPERSONLINE, 2016, 49 (25): : 384 - 389
  • [3] Field programmable gate arrays
    Xilinx
    Circuit Design, 1998, 15 (06): : 23 - 24
  • [4] Acceleration of Deep Neural Network Training Using Field Programmable Gate Arrays
    Tufa G.T.
    Andargie F.A.
    Bijalwan A.
    Computational Intelligence and Neuroscience, 2022, 2022
  • [5] Field programmable gate arrays in space
    Fernández-León, A
    IEEE INSTRUMENTATION & MEASUREMENT MAGAZINE, 2003, 6 (04) : 42 - 48
  • [6] FIELD-PROGRAMMABLE GATE ARRAYS
    JAY, C
    MICROPROCESSORS AND MICROSYSTEMS, 1993, 17 (07) : 370 - 370
  • [7] Field-programmable gate arrays
    Marchal, P
    COMMUNICATIONS OF THE ACM, 1999, 42 (04) : 57 - 59
  • [8] Fingerprinting Field Programmable Gate Arrays
    Jyothi, Vinayaka
    Poojari, Ashik
    Stern, Richard
    Karri, Ramesh
    2017 IEEE 35TH INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), 2017, : 337 - 340
  • [9] Field-programmable gate arrays
    Bhatia, D
    VLSI DESIGN, 1996, 4 (04) : R1 - R2
  • [10] DeepFire: Acceleration of Convolutional Spiking Neural Network on Modern Field Programmable Gate Arrays
    Aung, Myat Thu Linn
    Qu, Chuping
    Yang, Liwei
    Luo, Tao
    Goh, Rick Siow Mong
    Wong, Weng-Fai
    2021 31ST INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE LOGIC AND APPLICATIONS (FPL 2021), 2021, : 28 - 32
12345