RSA acceleration with field programmable gate arrays

被引:0
|
作者
Tiountchik, A
Trichina, E
机构
[1] Natl Acad Sci Belarus, Math Inst, Minsk 220072, BELARUS
[2] Univ S Australia, Adv Comp Res Ctr, Mawson Lakes, SA 5095, Australia
来源
关键词
D O I
暂无
中图分类号
TP31 [计算机软件];
学科分类号
081202 ; 0835 ;
摘要
An efficient implementations of modular exponentiation, i.e., the main building block in the RSA cryptographic scheme, is achieved by first designing a bit-level systolic array such that the whole procedure of modular exponentiation can be carried out entirely by a single unit without using global interconnections or memory to store intermediate results, and then mapping this design onto Xilinx XC6000 Field Programmable Gate Array.
引用
下载
收藏
页码:164 / 176
页数:13
相关论文
共 50 条
  • [21] The Role of Field-Programmable Gate Arrays in the Acceleration of Modern High-Performance Computing Workloads
    Castro, Manuel de
    Vilarino, David L.
    Torres, Yuri
    Llanos, Diego R.
    COMPUTER, 2024, 57 (07) : 66 - 76
  • [22] Hierarchical interconnection structures for field programmable gate arrays
    Lai, YT
    Wang, PT
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 1997, 5 (02) : 186 - 196
  • [23] Power modeling and characteristics of field programmable gate arrays
    Li, F
    Lin, Y
    He, L
    Chen, DM
    Cong, J
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2005, 24 (11) : 1712 - 1724
  • [24] Field Programmable Gate Arrays - Detecting Cosmic Rays
    Dasgupta, S.
    Cussans, D.
    JOURNAL OF INSTRUMENTATION, 2015, 10
  • [25] Field-Programmable Gate Arrays in Embedded Systems
    Leeser, Miriam
    Hauck, Scott
    Tessier, Russell
    EURASIP JOURNAL ON EMBEDDED SYSTEMS, 2006, (01)
  • [26] Hitting a nerve with field-programmable gate arrays
    Mencer, Oskar
    Allison, Dennis
    Blatt, Elad
    Cummings, Mark
    Flynn, Michael J.
    Harris, Jerry
    Hewitt, Carl
    Jacobson, Quinn
    Lavasani, Maysam
    Moazami, Mohsen
    Murray, Hal
    Nikravesh, Masoud
    Nowatzyk, Andreas
    Shand, Mark
    Shirazi, Shahram
    Queue, 2020, 18 (03):
  • [27] Introducing Field Programmable Gate Arrays with Deeds Projects
    Donzellini, Giuliano
    Ponta, Domenico
    2014 4th Interdisciplinary Engineering Design Education Conference (IEDEC), 2014, : 58 - 65
  • [28] IMPLEMENTING DIVISION WITH FIELD-PROGRAMMABLE GATE ARRAYS
    LOUIE, ME
    ERCEGOVAC, MD
    JOURNAL OF VLSI SIGNAL PROCESSING, 1994, 7 (03): : 271 - 285
  • [29] Activity estimation for field-programmable gate arrays
    Lamoureux, Julien
    Wilton, Steven J. E.
    2006 INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS, PROCEEDINGS, 2006, : 87 - 94
  • [30] Yield enhancement of field-programmable gate arrays
    Howard, Neil J.
    Tyrrell, Andrew M.
    Allinson, Nigel M.
    IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 1994, 2 (01): : 115 - 123