Smart move: A placement-aware retiming and replication method for field programmable gate arrays

被引:0
|
作者
Suaris, P [1 ]
Wang, DS [1 ]
Chou, NC [1 ]
机构
[1] Mentor Graph Corp, Wilsonville, OR 97007 USA
关键词
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
In this paper, a register smart move method performing placement-aware retiming and replication for sequential circuits implemented in field programmable gate arrays (FPGAs) is presented. This method integrates two major register move operations with circuit functionality unchanged. One operation moves registers across combinational components., called retiming. The other one moves registers across interconnect to reduce critical path delay. Register replication technique is used when the fanout of register to be moved is larger than one. Move budget is defined and used to guide the moves. An incremental placement is used to place retimed or replicated registers. Experiments show that the smart move method proposed in this paper can effectively reduce the path delay, achieving 16% in average of the maximum frequency for sequential circuits implemented in FPGAs.
引用
收藏
页码:67 / 70
页数:4
相关论文
共 50 条
  • [21] Special section on field programmable gate arrays
    Cong, J
    Ebeling, C
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 1998, 6 (02) : 186 - 187
  • [22] Reconfigurable processing with field programmable gate arrays
    Fawcett, BK
    Watson, J
    INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES AND PROCESSORS 1996, PROCEEDINGS, 1996, : 293 - 302
  • [23] Programming Technologies for Field Programmable Gate Arrays
    Abbasi, Tanvir Ahmed
    Abbasi, Mohammad Usaid
    JOURNAL OF ACTIVE AND PASSIVE ELECTRONIC DEVICES, 2010, 5 (1-2): : 129 - 143
  • [24] FIELD-PROGRAMMABLE GATE ARRAYS - INTRODUCTION
    TRIMBERGER, S
    IEEE DESIGN & TEST OF COMPUTERS, 1992, 9 (03): : 3 - 5
  • [25] Hierarchical interconnection structures for field programmable gate arrays
    Lai, YT
    Wang, PT
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 1997, 5 (02) : 186 - 196
  • [26] Power modeling and characteristics of field programmable gate arrays
    Li, F
    Lin, Y
    He, L
    Chen, DM
    Cong, J
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2005, 24 (11) : 1712 - 1724
  • [27] Hitting a nerve with field-programmable gate arrays
    Mencer, Oskar
    Allison, Dennis
    Blatt, Elad
    Cummings, Mark
    Flynn, Michael J.
    Harris, Jerry
    Hewitt, Carl
    Jacobson, Quinn
    Lavasani, Maysam
    Moazami, Mohsen
    Murray, Hal
    Nikravesh, Masoud
    Nowatzyk, Andreas
    Shand, Mark
    Shirazi, Shahram
    Queue, 2020, 18 (03):
  • [28] Field Programmable Gate Arrays - Detecting Cosmic Rays
    Dasgupta, S.
    Cussans, D.
    JOURNAL OF INSTRUMENTATION, 2015, 10
  • [29] Field-Programmable Gate Arrays in Embedded Systems
    Leeser, Miriam
    Hauck, Scott
    Tessier, Russell
    EURASIP JOURNAL ON EMBEDDED SYSTEMS, 2006, (01)
  • [30] IMPLEMENTING DIVISION WITH FIELD-PROGRAMMABLE GATE ARRAYS
    LOUIE, ME
    ERCEGOVAC, MD
    JOURNAL OF VLSI SIGNAL PROCESSING, 1994, 7 (03): : 271 - 285