A fully synthesizable Bluetooth baseband module for a system-on-a-chip

被引:2
|
作者
Chun, IK [1 ]
Kim, BG
Park, IC
机构
[1] Chungnam Natl Univ, Dept Elect Engn, Taejon, South Korea
[2] Korea Adv Inst Sci & Technol, Dept Elect Engn & Comp Sci, Taejon 305701, South Korea
关键词
Bluetooth; baseband module; link controller; intellectual property;
D O I
10.4218/etrij.03.0303.0018
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Bluetooth is a specification for short-range wireless communication using the 2.4 GHz ISM band. It emphasizes low complexity, low power, and low cost. This paper describes an area-efficient digital baseband module for wireless technology. For area-efficiency, we carefully consider hardware and software partitioning. We implement complex control tasks of the Bluetooth baseband layer protocols in software running on an embedded microcontroller. Hardware-efficient functions, such as low-level bitstream link control; host controller interfaces (HCIs), such as universal asynchronous receiver transmitter (UART) and universal serial bus (USB) interfaces; and audio Codec are performed by dedicated hardware blocks. Furthermore, we eliminate FIFOs for data buffering between hardware functional units. The design is done using fully synthesizable Verilog HDL to enhance the portability between process technologies so that our module can be easily integrated as an intellectual property core on system-on-a-chip (SoC) ASICs. A field programmable gate array (FPGA) prototype of this module was tested for functional verification and realtime operation of file and bitstream transfers between PCs. The module was fabricated in a 0.25-mum CMOS technology, the core size of which was only 2.79 mm X 2.80 mm.
引用
收藏
页码:328 / 336
页数:9
相关论文
共 50 条
  • [31] Design and Evaluation of A System-on-a-Chip Course
    Halak, Basel
    Wilson, Peter
    2016 11TH EUROPEAN WORKSHOP ON MICROELECTRONICS EDUCATION (EWME), 2016,
  • [32] Moving toward system-on-a-chip testability
    Comput Des, 10 (17):
  • [33] Moving toward system-on-a-chip testability
    Tuck, B
    COMPUTER DESIGN, 1997, 36 (10): : 17 - 18
  • [34] The system-on-a-chip, microsystems computer industry
    Bell, G
    IEEE MICRO, 1996, 16 (06) : 52 - 52
  • [35] The changing landscape of system-on-a-chip design
    Rincon, AM
    Lee, WR
    Slattery, M
    PROCEEDINGS OF THE IEEE 1999 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 1999, : 83 - 90
  • [36] A core generator for fully synthesizable and highly parameterizable RISC-cores for system-on-chip designs
    Berekovic, M
    Heistermann, D
    Pirsch, P
    1998 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS-SIPS 98: DESIGN AND IMPLEMENTATION, 1998, : 561 - 568
  • [37] System-on-a-chip methodology for telecom applications
    Voros, NS
    Tsasakou, S
    Mariatos, V
    Birbas, M
    Birbas, A
    Andritsou, A
    1998 URSI SYMPOSIUM ON SIGNALS, SYSTEMS, AND ELECTR ONICS, 1998, : 321 - 325
  • [38] Formal verification of an industrial system-on-a-chip
    Choi, H
    Yim, MK
    Lee, JY
    Yun, BW
    Lee, YT
    2000 IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN: VLSI IN COMPUTERS & PROCESSORS, PROCEEDINGS, 2000, : 453 - 458
  • [39] System-on-a-chip global interconnect optimization
    Naeemi, A
    Venkatesan, R
    Meindl, JD
    15TH ANNUAL IEEE INTERNATIONAL ASIC/SOC CONFERENCE, PROCEEDINGS, 2002, : 399 - 403
  • [40] A survey on system-on-a-chip design languages
    Habibi, A
    Tahar, S
    3RD IEEE INTERNATIONAL WORKSHOP ON SYSTEM-ON-CHIP FOR REAL-TIME APPLICATIONS, PROCEEDINGS, 2003, : 212 - 215