共 50 条
- [1] Multidisciplinary collaborative design course for system-on-a-chip (SOC) [J]. MICROELECTRONICS EDUCATION, 2000, : 257 - 260
- [3] A design strategy for system-on-a-chip testing [J]. ELECTRONIC PRODUCTS MAGAZINE, 1997, 40 (01): : 57 - 59
- [4] A platform for system-on-a-chip design prototyping [J]. 2001 4TH INTERNATIONAL CONFERENCE ON ASIC PROCEEDINGS, 2001, : 781 - 784
- [5] Integration architecture for System-on-a-Chip design [J]. IEEE 1998 CUSTOM INTEGRATED CIRCUITS CONFERENCE - PROCEEDINGS, 1998, : 85 - 88
- [6] The changing landscape of system-on-a-chip design [J]. PROCEEDINGS OF THE IEEE 1999 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 1999, : 83 - 90
- [7] A survey on system-on-a-chip design languages [J]. 3RD IEEE INTERNATIONAL WORKSHOP ON SYSTEM-ON-CHIP FOR REAL-TIME APPLICATIONS, PROCEEDINGS, 2003, : 212 - 215
- [8] An alternative framework for system-on-a-chip design [J]. COMPUTER DESIGN, 1998, 37 (04): : 22 - 22
- [9] Design strategy for system-on-a-chip testing [J]. Electronic Products (Garden City, New York), 1997, 40 (01):
- [10] System-on-a-chip design for modern communications [J]. IEEE CIRCUITS & DEVICES, 2001, 17 (06): : 12 - 17