Design and Evaluation of A System-on-a-Chip Course

被引:0
|
作者
Halak, Basel [1 ]
Wilson, Peter [2 ]
机构
[1] Univ Southampton, Elect & Comp Sci, Southampton, Hants, England
[2] Univ Bath, Elect & Elect Engn, Bath, Avon, England
关键词
System on Chip; ASIC; Microelectronics Education; Design and Optimization; EDA tools;
D O I
暂无
中图分类号
G40 [教育学];
学科分类号
040101 ; 120403 ;
摘要
This paper describes a system-on-chip design module, suitable for post-graduate students of electronics and computer engineering and for PhD students as a training course; it covers both analogue and digital design skills and flows, with emphasis on the use of industry standard tools such as Cadence, Synopsys, and Mentor Graphics. The course is designed using the constructive alignment method; it provides a solid experiential learning platform for systems-on chip design flow based on the Kolb learning cycle. The course's assessment is based on two major design exercises and two lab-based assignments. The first exercise is a team based project designed to create a working environment similar to that in IC design companies, in which each student is required to design their part of the system and ensure its correctness before it can be integrated with overall design. The second major design exercise is an individual assignment where each student is given a unique set of specifications which he/she needs to take from the algorithmic level to a complete silicon chip. This paper also presents a systematic evaluation of the course based on reviews from students, peers, and the teaching team. Feedback results indicate that the module is very positively received by master level students at Southampton University.
引用
收藏
页数:6
相关论文
共 50 条
  • [1] Multidisciplinary collaborative design course for system-on-a-chip (SOC)
    Ewing, RL
    Lamont, GB
    Abdel-Aty-Zohdy, HS
    [J]. MICROELECTRONICS EDUCATION, 2000, : 257 - 260
  • [2] Partnership for system-on-a-chip design
    不详
    [J]. COMPUTER DESIGN, 1997, 36 (08): : 66 - 66
  • [3] A design strategy for system-on-a-chip testing
    Bennetts, B
    [J]. ELECTRONIC PRODUCTS MAGAZINE, 1997, 40 (01): : 57 - 59
  • [4] A platform for system-on-a-chip design prototyping
    Yang, X
    Zhu, M
    Xue, HX
    Bian, JN
    Hong, XL
    [J]. 2001 4TH INTERNATIONAL CONFERENCE ON ASIC PROCEEDINGS, 2001, : 781 - 784
  • [5] Integration architecture for System-on-a-Chip design
    Wingard, D
    Kurosawa, A
    [J]. IEEE 1998 CUSTOM INTEGRATED CIRCUITS CONFERENCE - PROCEEDINGS, 1998, : 85 - 88
  • [6] The changing landscape of system-on-a-chip design
    Rincon, AM
    Lee, WR
    Slattery, M
    [J]. PROCEEDINGS OF THE IEEE 1999 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 1999, : 83 - 90
  • [7] A survey on system-on-a-chip design languages
    Habibi, A
    Tahar, S
    [J]. 3RD IEEE INTERNATIONAL WORKSHOP ON SYSTEM-ON-CHIP FOR REAL-TIME APPLICATIONS, PROCEEDINGS, 2003, : 212 - 215
  • [8] An alternative framework for system-on-a-chip design
    Ussery, C
    [J]. COMPUTER DESIGN, 1998, 37 (04): : 22 - 22
  • [9] Design strategy for system-on-a-chip testing
    [J]. Electronic Products (Garden City, New York), 1997, 40 (01):
  • [10] System-on-a-chip design for modern communications
    Chou, EY
    Sheu, B
    [J]. IEEE CIRCUITS & DEVICES, 2001, 17 (06): : 12 - 17