Modeling and simulation of digital recombination network for 2-1-1 cascaded doubled-sampled delta-sigma modulator

被引:0
|
作者
Salinas-Cruz, R [1 ]
Espinosa-Flores, G [1 ]
机构
[1] Benemerita Univ Autonoma, Puebla, Mexico
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A mathematical model of the digital recombination network for 2-1-1 cascaded double-sampled (dS) delta-sigma (Delta Sigma) modulator, is presented. The model in the z-domain is used to evaluate the performance of the modulator, when the components mismatches are included. A 2-1-1 dS Delta Sigma modulator that operates from a single 2.5-V supply is designed in 0.6-mu m CMOS technology. The clock frequency is of 26.4 MHz, making the effective sampling of 52.8 MHz, which results in the required signal bandwidth for Asymmetrical Digital Subscriber Line (ADSL) applications of 1.1 MHz. The modulator is evaluated with the mathematical model using MATLAB, and for an oversampling of 24, the modulator achieves a signal-to-noise ratio (SNR) of 88-dB, a signal-to-(noise + distortion) ratio (SNDR) of 84-dB, and a dynamic range (DR) of 91-dB.
引用
收藏
页码:195 / 199
页数:5
相关论文
共 50 条
  • [1] Digital Compensated Methodology of a 2-1-1 Cascaded Continuous Time Delta-Sigma Modulator
    Chen, Po-Sheng
    Chen, Hsin-Liang
    Chiang, Jen-Shiun
    ISCAS: 2009 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-5, 2009, : 2245 - 2248
  • [2] Analysis and simulation of a cascaded delta delta-sigma modulator
    Joseph, D
    Tarassenko, L
    Collins, S
    COMPUTER STANDARDS & INTERFACES, 2001, 23 (02) : 103 - 110
  • [3] Analysis and simulation of a cascaded delta delta-sigma modulator
    Joseph, D
    Tarassenko, L
    Collins, S
    THIRD INTERNATIONAL CONFERENCE ON ADVANCED A/D AND D/A CONVERSION TECHNIQUES AND THEIR APPLICATIONS, 1999, (466): : 54 - 57
  • [4] A case study on a 2-1-1 cascaded continuous-time sigma-delta modulator
    Ortmanns, M
    Gerfers, F
    Manoli, Y
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2005, 52 (08) : 1515 - 1525
  • [5] Simulation of Multi-bit Digital Delta-Sigma Modulator
    Yang, Wen-Rong
    Cheng, Yuan-Yuan
    Wang, Jiong-ming
    2008 INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY & HIGH DENSITY PACKAGING, VOLS 1 AND 2, 2008, : 337 - 339
  • [6] Delta-sigma modulator for a 1-Bit digital switching amplifier
    Fujimoto, Y
    Lo Ré, P
    Miyamoto, M
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2005, 40 (09) : 1865 - 1871
  • [7] A delta-sigma modulator for 1-bit digital switching amplifier
    Lo Ré, P
    Fujimoto, Y
    Tani, H
    Miyamoto, M
    PROCEEDINGS OF THE IEEE 2004 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2004, : 177 - 180
  • [8] An analog-to-digital converter using delta-sigma modulator network
    Waho, Takao
    2018 IEEE 48TH INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC (ISMVL 2018), 2018, : 25 - 30
  • [9] A novel structure for the design of 2-1-1 cascaded continuous time delta sigma modulators
    Shamsi, Hossein
    Shoaei, Omid
    2006 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, PROCEEDINGS, 2006, : 4751 - +
  • [10] Design of 1-1-1 Cascaded Discrete-Time Delta-Sigma Modulator based on Tracking Quantizer
    Ghaemmaghami, Mohsen
    Reyhani, Shahbaz
    2023 5TH IRANIAN INTERNATIONAL CONFERENCE ON MICROELECTRONICS, IICM, 2023, : 204 - 210