A self-reconfigurable receiver architecture for software radio systems

被引:0
|
作者
Miranda, HC [1 ]
Pinto, PC [1 ]
Silva, SB [1 ]
机构
[1] INESC Porto, FEUP, P-4200465 Oporto, Portugal
关键词
software radio; self-reconfiguration; synchronization; constellation recognition; fuzzy clustering;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper proposes an adaptive digital receiver architecture suitable for Software Defined Radio systems. This receiver is prepared to handle modulation schemes whose symbols belong to a linear, two-dimensional signal space (such as M-PSK or M-QAM). It is capable of identifying key signal parameters (e.g., symbol rate and constellation) and, in an autonomous way, modify its operation accordingly. Four aspects of self-reconfiguration are addressed: baseband filtering, symbol synchronization, carrier synchronization and constellation recognition. The performance of the receiver is evaluated based on simulation results, and several usage scenarios for the proposed architecture are envisaged.
引用
收藏
页码:241 / 244
页数:4
相关论文
共 50 条
  • [31] A Framework for Taxonomy and Evaluation of Self-Reconfigurable Robotic Systems
    Tan, Ning
    Hayat, Abdullah Aamir
    Elara, Mohan Rajesh
    Wood, Kristin L.
    IEEE ACCESS, 2020, 8 (08) : 13969 - 13986
  • [32] Hardware-accelerated SSH on self-reconfigurable systems
    Gonzalez, I
    Gomez-Arribas, FJ
    Lopez-Buedo, S
    FPT 05: 2005 IEEE International Conference on Field Programmable Technology, Proceedings, 2005, : 289 - 290
  • [33] Intellectual Property Protection in Self-Reconfigurable Embedded Systems
    Kepa, Krzysztof
    Morgan, Fearghal
    Kosciuszkiewicz, Krzysztof
    2009 IEEE INTERNATIONAL CONFERENCE ON CONSUMER ELECTRONICS, 2009, : 89 - 90
  • [34] A self-reconfigurable modular robot (MTRAN) - Hardware and motion planning software
    Kamimura, A
    Yoshida, E
    Murata, S
    Kurokawa, H
    Tomita, K
    Kokaji, S
    DISTRIBUTED AUTONOMOUS ROBOTIC SYSTEMS 5, 2002, : 17 - 26
  • [35] Design of a Self-reconfigurable Adder for Fault-tolerant VLSI Architecture
    Mukherjee, Atin
    Dhar, Anindya Sundar
    2012 INTERNATIONAL SYMPOSIUM ON ELECTRONIC SYSTEM DESIGN (ISED 2012), 2012, : 92 - 96
  • [36] An Embedded Dynamically Self-Reconfigurable Master-Slaves MPSoC Architecture
    Karras, Kimon
    Manolakos, Elias S.
    2008 INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE AND LOGIC APPLICATIONS, VOLS 1 AND 2, 2008, : 430 - 433
  • [37] Self-Reconfigurable Analog Array integrated circuit architecture for space applications
    Keymeulen, Didier
    Stoica, Adrian
    Zebulum, Ricardo
    Katkoori, Srinivas
    Fernando, Pradeep
    Sankaran, Hariharan
    Mojarradi, Mohammad
    Daud, Taher
    PROCEEDINGS OF THE 2008 NASA/ESA CONFERENCE ON ADAPTIVE HARDWARE AND SYSTEMS, 2008, : 83 - +
  • [38] A reconfigurable architecture for the FFT operator in a Software Radio context
    Al Ghouwayel, Ali
    Louet, Yves
    Palicot, Jacques
    2006 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, PROCEEDINGS, 2006, : 181 - +
  • [39] Development of the Architecture and Reconfiguration Methods for the Smart, Self-Reconfigurable Manufacturing System
    Lee, Sangil
    Ryu, Kwangyeol
    APPLIED SCIENCES-BASEL, 2022, 12 (10):
  • [40] A Retargetable Compiler for Cell-Array-Based Self-Reconfigurable Architecture
    Hiromoto, Masayuki
    Kouyama, Shin'ichi
    Ochi, Hiroyuki
    Nakamura, Yukihiro
    INTERNATIONAL JOURNAL OF COMPUTER SCIENCE AND NETWORK SECURITY, 2007, 7 (04): : 131 - 139