Hardware-accelerated SSH on self-reconfigurable systems

被引:3
|
作者
Gonzalez, I [1 ]
Gomez-Arribas, FJ [1 ]
Lopez-Buedo, S [1 ]
机构
[1] Univ Autonoma Madrid, Escuela Politecn Super, Madrid, Spain
关键词
D O I
10.1109/FPT.2005.1568565
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
The performance of security applications can be greatly improved by accelerating the cryptographic algorithms in hardware. In this paper, an implementation of the Secure Shell (SSH) application is presented. A self-reconfigurable platform based on a Xilinx Spartan-3 FPGA has been employed to implement a MicroBlaze-based embedded system, which executes SSH under the uCLinux operative system. Run-time reconfiguration is used to change the cryptographic coprocessors utilized for data ciphering. The performance of SSH has been improved and, in comparison to other alternatives not using reconfiguration, a reduction of the area requirements was also achieved.
引用
收藏
页码:289 / 290
页数:2
相关论文
共 50 条
  • [1] HATSDF SLAM - Hardware-accelerated TSDF SLAM for Reconfigurable SoCs
    Eisoldt, Marc
    Flottmann, Marcel
    Gaal, Julian
    Buschermoehle, Pascal
    Hinderink, Steffen
    Hillmann, Malte
    Nitschmann, Adrian
    Hoffmann, Patrick
    Wiemann, Thomas
    Porrmann, Mario
    10TH EUROPEAN CONFERENCE ON MOBILE ROBOTS (ECMR 2021), 2021,
  • [2] A Framework for Hardware-Accelerated Services Using Partially Reconfigurable SoCs
    Machidon, Octavian Mihai
    Hintea, Sorin
    Sandu, Florin
    ADVANCES IN ELECTRICAL AND COMPUTER ENGINEERING, 2016, 16 (02) : 57 - 62
  • [3] Hardware design of an underwater self-reconfigurable robot
    Gao, Ren-Yun
    Wu, Chao
    Ge, Tong
    Jiqiren/Robot, 2007, 29 (03): : 239 - 243
  • [4] Wireless Network for Self-Reconfigurable Hardware Nodes
    Heil, Mikael
    Tanougast, Camel
    Cheng, Kevin
    Dandache, Abbas
    PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON COMPUTER, NETWORKS AND COMMUNICATION ENGINEERING (ICCNCE 2013), 2013, 30 : 243 - 246
  • [5] Evolving hardware with self-reconfigurable connectivity in Xilinx FPGAs
    Upegui, Andres
    Sanchez, Eduardo
    AHS 2006: FIRST NASA/ESA CONFERENCE ON ADAPTIVE HARDWARE AND SYSTEMS, PROCEEDINGS, 2006, : 153 - +
  • [6] Balanced Allocation of Compute Time in Hardware-Accelerated Systems
    Fu, Wenyin
    Compton, Katherine
    PROCEEDINGS OF THE 2008 INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY, 2008, : 241 - 248
  • [7] Hardware-accelerated template matching
    Cabido, R
    Montemayor, AS
    Sánchez, A
    PATTERN RECOGNITION AND IMAGE ANALYSIS, PT 1, PROCEEDINGS, 2005, 3522 : 691 - 698
  • [8] Hardware-accelerated Text Analytics
    Polig, R.
    Atasu, K.
    Hagleitner, C.
    Chiticariu, L.
    Reiss, F.
    Zhu, H.
    Hofstee, P.
    2014 IEEE HOT CHIPS 26 SYMPOSIUM (HCS), 2014,
  • [9] Hardware-accelerated simulated radiography
    Laney, D
    Callahan, SP
    Max, N
    Silva, CT
    Langer, S
    Frank, R
    IEEE VISUALIZATION 2005, PROCEEDINGS, 2005, : 343 - 350
  • [10] Reconfigurable content-based router using hardware-accelerated language parser
    Moscola, James
    Lockwood, John W.
    Cho, Young H.
    ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2008, 13 (02)