Hardware-accelerated SSH on self-reconfigurable systems

被引:3
|
作者
Gonzalez, I [1 ]
Gomez-Arribas, FJ [1 ]
Lopez-Buedo, S [1 ]
机构
[1] Univ Autonoma Madrid, Escuela Politecn Super, Madrid, Spain
关键词
D O I
10.1109/FPT.2005.1568565
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
The performance of security applications can be greatly improved by accelerating the cryptographic algorithms in hardware. In this paper, an implementation of the Secure Shell (SSH) application is presented. A self-reconfigurable platform based on a Xilinx Spartan-3 FPGA has been employed to implement a MicroBlaze-based embedded system, which executes SSH under the uCLinux operative system. Run-time reconfiguration is used to change the cryptographic coprocessors utilized for data ciphering. The performance of SSH has been improved and, in comparison to other alternatives not using reconfiguration, a reduction of the area requirements was also achieved.
引用
收藏
页码:289 / 290
页数:2
相关论文
共 50 条
  • [21] Scheduling Hardware-Accelerated Cloud Functions
    Jessica Vandebon
    Jose G. F. Coutinho
    Wayne Luk
    Journal of Signal Processing Systems, 2021, 93 : 1419 - 1431
  • [22] Self-reconfigurable robots
    Rus, D
    Chirikjian, GS
    AUTONOMOUS ROBOTS, 2001, 10 (01) : 5 - 5
  • [23] Hardware-Accelerated Twofish Core for FPGA
    Smekal, David
    Hajny, Jan
    Martinasek, Zdenek
    2018 41ST INTERNATIONAL CONFERENCE ON TELECOMMUNICATIONS AND SIGNAL PROCESSING (TSP), 2018, : 338 - 341
  • [24] A hardware-accelerated novel IR system
    Weeks, M
    Hodge, VJ
    Austin, J
    10TH EUROMICRO WORKSHOP ON PARALLEL, DISTRIBUTED AND NETWORK-BASED PROCESSING, PROCEEDINGS, 2002, : 283 - 289
  • [25] HAPT: Hardware-Accelerated Persistent Transactions
    Kim, Seunghoe
    Baek, Woongki
    2016 5TH NON-VOLATILE MEMORY SYSTEMS AND APPLICATIONS SYMPOSIUM (NVMSA), 2016,
  • [26] A parallel hardware hypervisor for hardware-accelerated cloud computing
    Dogan, Atakan
    Ebcioglu, Kemal
    CONCURRENCY AND COMPUTATION-PRACTICE & EXPERIENCE, 2022, 34 (09):
  • [27] Hardware-accelerated rendering of photo hulls
    Li, M
    Magnor, M
    Seidel, HP
    COMPUTER GRAPHICS FORUM, 2004, 23 (03) : 635 - 642
  • [28] Hardware-Accelerated Dynamic Binary Translation
    Rokicki, Simon
    Rohou, Erven
    Derrien, Steven
    PROCEEDINGS OF THE 2017 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE), 2017, : 1062 - 1067
  • [29] Realistic, hardware-accelerated shading and lighting
    Heidrich, W
    Seidel, HP
    SIGGRAPH 99 CONFERENCE PROCEEDINGS, 1999, : 171 - 178
  • [30] Hardware-Accelerated Gradient Noise for Graphics
    Spjut, Josef B.
    Kensler, Andrew E.
    Brunvand, Erik L.
    GLSVLSI 2009: PROCEEDINGS OF THE 2009 GREAT LAKES SYMPOSIUM ON VLSI, 2009, : 457 - 462