A fast incremental clock Skew scheduling algorithm for slack optimization

被引：0

作者：

Wang, Kui ^{[1
]}

Fang, Hao ^{[1
]}

Xu, Hu ^{[1
]}

Cheng, Xu ^{[1
]}

机构：

[1] Peking Univ, Dept Comp Sci & Technol, Beijing 100871, Peoples R China

来源：

2008 ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2 | 2008年

关键词：

D O I：

暂无

中图分类号：

TP [自动化技术、计算机技术];

学科分类号：

0812 ;

摘要：

We propose a fast clock skew scheduling algorithm which minimizes clock period and enlarges the slacks of timing critical paths. To reduce the run-time of the timing analysis engine, our algorithm allows the sequential graph to be partly extracted. And the runtime of itself is almost linear to the size of the extracted sequential graph. Experimental results show its runtime is less than a minute for a design with more than ten thousands of flip-flops.

引用

页码：440 / 445

页数：6

共 50 条

[21] Clock skew scheduling under process variations
Wei, Xinjie
Cai, Yici
Hong, Xianlong
ISQED 2006: PROCEEDINGS OF THE 7TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, 2006, : 237 - +
[22] Clock skew scheduling with tolerance of process variations
Wei, Xinjie
Cai, Yici
Hong, Xianlong
Jisuanji Fuzhu Sheji Yu Tuxingxue Xuebao/Journal of Computer-Aided Design and Computer Graphics, 2007, 19 (06): : 681 - 685
[23] Multi-domain clock skew scheduling
Ravindran, K
Kuehlmann, A
Sentovich, E
ICCAD-2003: IEEE/ACM DIGEST OF TECHNICAL PAPERS, 2003, : 801 - 808
[24] Clock Skew scheduling with race conditions considered
Huang, Shih-Hsu
Nieh, Yow-Tyng
ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2007, 12 (04)
[25] Delay insertion method in clock skew scheduling
Taskin, B
Kourtev, IS
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2006, 25 (04) : 651 - 663
[26] Multi-parameter clock skew scheduling
Zhou, Xingbao
Luk, Wai-Shing
Zhou, Hai
Yang, Fan
Yan, Changhao
Zeng, Xuan
INTEGRATION-THE VLSI JOURNAL, 2015, 48 : 129 - 137
[27] A timing optimization method based on clock Skew scheduling and partitioning in a parallel computing environment
Taskin, Baris
Kourtev, Ivan S.
IEEE MWSCAS'06: PROCEEDINGS OF THE 2006 49TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL II, 2006, : 486 - +
[28] Zero skew clock routing for fast clock tree generation
Reaz, M. B. I.
Amin, Nowshad
Ibrahimy, M. I.
Mohd-Yasin, F.
Mohammad, A.
2008 CANADIAN CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING, VOLS 1-4, 2008, : 23 - +
[29] A balanced clock network design algorithm for clock delay, skew, and power optimization with slew rate constraint
Sulaiman, MS
2002 IEEE INTERNATIONAL CONFERENCE ON SEMICONDUCTOR ELECTRONICS, PROCEEDINGS, 2002, : 62 - 66
[30] CLOCK SKEW OPTIMIZATION FOR VOLTAGE VARIATION
Chou, Chung Han
Hsiao, Yuan Chao
Chang, Shih-Chieh
2019 CHINA SEMICONDUCTOR TECHNOLOGY INTERNATIONAL CONFERENCE (CSTIC), 2019,

← 1 2 3 4 5 →