A fast incremental clock Skew scheduling algorithm for slack optimization

被引：0

作者：

Wang, Kui ^{[1
]}

Fang, Hao ^{[1
]}

Xu, Hu ^{[1
]}

Cheng, Xu ^{[1
]}

机构：

[1] Peking Univ, Dept Comp Sci & Technol, Beijing 100871, Peoples R China

来源：

2008 ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2 | 2008年

关键词：

D O I：

暂无

中图分类号：

TP [自动化技术、计算机技术];

学科分类号：

0812 ;

摘要：

We propose a fast clock skew scheduling algorithm which minimizes clock period and enlarges the slacks of timing critical paths. To reduce the run-time of the timing analysis engine, our algorithm allows the sequential graph to be partly extracted. And the runtime of itself is almost linear to the size of the extracted sequential graph. Experimental results show its runtime is less than a minute for a design with more than ten thousands of flip-flops.

引用

页码：440 / 445

页数：6

共 50 条

[41] Fast and efficient voltage scheduling by evolutionary slack distribution
Gorji-Ara, B
Chou, P
Bagherzadeh, N
Reshadi, M
Jensen, D
ASP-DAC 2004: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, 2004, : 659 - 662
[42] Clock Skew Optimization in Pre and Post CTS
Parthibhan, N.
Ravi, S.
Maillikarjun, Kittur Harish
2012 INTERNATIONAL CONFERENCE ON ADVANCES IN COMPUTING AND COMMUNICATIONS (ICACC), 2012, : 146 - 149
[43] Clock skew optimization for ground bounce control
Vittal, A
Ha, H
Brewer, F
MarekSadowska, M
1996 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN - DIGEST OF TECHNICAL PAPERS, 1996, : 395 - 399
[44] Clock Skew Optimization for Peak Current Reduction
L. Benini
P. Vuillod
A. Bogliolo
G. De Micheli
Journal of VLSI signal processing systems for signal, image and video technology, 1997, 16 : 117 - 130
[45] Clock skew optimization for peak current reduction
Benini, L
Vuillod, P
Bogliolo, A
DeMicheli, G
JOURNAL OF VLSI SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 1997, 16 (2-3): : 117 - 130
[46] Clock skew optimization for peak current reduction
Vuillod, P
Benini, L
Bogliolo, A
DeMicheli, G
1996 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN - DIGEST OF TECHNICAL PAPERS, 1996, : 265 - 270
[47] Analysis and Optimization of NBTI Induced Clock Skew in Gated Clock Trees
Chakraborty, Ashutosh
Ganesan, Gokul
Rajaram, Arland
Pan, David Z.
DATE: 2009 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION, VOLS 1-3, 2009, : 296 - 299
[48] Efficient incremental clock latency scheduling for large circuits
Albrecht, Christoph
2006 DESIGN AUTOMATION AND TEST IN EUROPE, VOLS 1-3, PROCEEDINGS, 2006, : 1090 - 1095
[49] Register Relocation to Optimize Clock Network for Multi-Domain Clock Skew Scheduling
Yang, Liang
Fan, Baoxia
Cong, Ming
Zhao, Jiye
2010 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, 2010, : 3180 - 3183
[50] Skew scheduling and clock routing for improved tolerance to process variations
Venkataraman, Ganesh
Sze, C. N.
Hu, Jiang
ASP-DAC 2005: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2005, : 594 - 599

← 1 2 3 4 5 →