VLSI architecture for the M algorithm suited for detection and source coding applications

被引:0
|
作者
Pérez, LFG [1 ]
Boutillon, E [1 ]
García, ADG [1 ]
Villarruel, JEG [1 ]
Acua, RF [1 ]
机构
[1] ITESM, CEM, F-56325 Lorient, France
关键词
D O I
暂无
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
Trellis source coders consists of a trellis search algorithm as the encoder and a finite state machine as the decoder The search algorithm finds the best sequence of codewords in the trellis representing the source sequence. The optimum trellis search is the Viterbi algorithm (VA). However for source coding applications, it becomes prohibitively complex. Hence, suboptimum search algorithms must be considered The M algorithm is a suboptimum search whose performance is close to the optimum system. This algorithm retains the best M paths at every instant. Conventional architectures of this algorithm are impractical when the number of retained paths is large. In this paper new hardware architectures based on VA implementations are presented. Dividing the M algorithm into path metric updating and trace-back based survivor memory management procedures, efficient architectures can be achieved contributing to a significant reduction in the hardware complexity, which allows quantization systems with larger reproduction codebooks.
引用
收藏
页码:119 / 124
页数:6
相关论文
共 50 条
  • [31] VLSI ARCHITECTURE FOR HDTV SUBBAND CODING USING GQMFS FILTERBANKS
    ALASMARI, AK
    AHMED, RE
    IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, 1995, 41 (01) : 1 - 11
  • [32] VLSI architecture for quadtree-based fractal image coding
    Lee, S
    Omachi, S
    Aso, H
    IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 2001, 148 (4-5): : 141 - 146
  • [33] An efficient VLSI architecture for MC interpolation in AVC video coding
    Lei, D
    Wen, G
    Hu, MZ
    Zhou, JZ
    ESA'04 & VLSI'04, PROCEEDINGS, 2004, : 564 - 568
  • [34] Design of Low Power VLSI Architecture of Line Coding Schemes
    Rajakumar, G.
    Roobert, A. Andrew
    WIRELESS PERSONAL COMMUNICATIONS, 2018, 99 (04) : 1455 - 1473
  • [35] Programmable analog VLSI architecture based upon event coding
    Koickal, Thomas Jacob
    Hamilton, Alister
    Gouveia, Luiz C. P.
    NASA/ESA CONFERENCE ON ADAPTIVE HARDWARE AND SYSTEMS, PROCEEDINGS, 2007, : 554 - +
  • [36] Design of Low Power VLSI Architecture of Line Coding Schemes
    G. Rajakumar
    A. Andrew Roobert
    Wireless Personal Communications, 2018, 99 : 1455 - 1473
  • [37] VLSI architecture design of MPEG-4 shape coding
    Chang, HC
    Chang, YC
    Wang, YC
    Chao, WM
    Chen, LG
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS FOR VIDEO TECHNOLOGY, 2002, 12 (09) : 741 - 751
  • [38] VLSI Architecture for Real Time Fire Detection
    Choudhuri, Anwesa
    Roy, Pradipta
    2015 IEEE INTERNATIONAL CONFERENCE ON COMPUTER GRAPHICS, VISION AND INFORMATION SECURITY (CGVIS), 2015, : 27 - 32
  • [40] ADMM-Based Infinity-Norm Detection for Massive MIMO: Algorithm and VLSI Architecture
    Shahabuddin, Shahriar
    Hautala, Ilkka
    Juntti, Markku
    Studer, Christoph
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2021, 29 (04) : 747 - 759