Low-complexity constant multiplication using carry-save arithmetic for high-speed digital filters

被引：0
|
作者：
Gustafsson, Oscar [1 ]
Wanhammar, Lars [1 ]
机构：
[1] Linkoping Univ, Dept Elect Engn, SE-58183 Linkoping, Sweden
来源：
PROCEEDINGS OF THE 5TH INTERNATIONAL SYMPOSIUM ON IMAGE AND SIGNAL PROCESSING AND ANALYSIS | 2007年
关键词：
D O I：
暂无
中图分类号：
TP18 [人工智能理论];
学科分类号：
081104 ; 0812 ; 0835 ; 1405 ;
摘要：
In this work we discuss the realization of constant multiplication using a minimum number of carry-save adders. We consider both non-redundant and carry-save representation for the input data. For both cases we present all possible interconnection topologies, using up to six and five adders, respectively. These are sufficient to realize constant multiplications for all coefficients with a wordlength up to 19 bits.
引用
收藏
页码：212 / 217
页数：6
相关论文
共 50 条
  • [31] High-speed low-complexity implementation for data weighted averaging algorithm
    Lee, DH
    Li, CC
    Kuo, TH
    2002 IEEE ASIA-PACIFIC CONFERENCE ON ASIC PROCEEDINGS, 2002, : 283 - 286
  • [32] High-Speed Low-Complexity Architecture for Reed-Solomon Decoders
    Lu, Yung-Kuei
    Shieh, Ming-Der
    IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2010, E93D (07): : 1824 - 1831
  • [33] A Low-Complexity High-Speed QR Decomposition Implementation for MIMO Receivers
    Patel, Dimpesh
    Shabany, Mahdi
    Gulak, P. Glenn
    ISCAS: 2009 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-5, 2009, : 33 - 36
  • [34] High-speed, low-complexity FIR filter using multiplier block reduction and polyphase decomposition
    Martinez-Peiro, M
    Wanhammar, L
    ISCAS 2000: IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - PROCEEDINGS, VOL III: EMERGING TECHNOLOGIES FOR THE 21ST CENTURY, 2000, : 367 - 370
  • [35] Multiple Constant Multiplication Algorithm for High-Speed and Low-Power Design
    Oudjida, Abdelkrim K.
    Liacha, Ahmed
    Bakiri, Mohammed
    Chaillet, Nicolas
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2016, 63 (02) : 176 - 180
  • [36] A Universal Methodology of Complex Number Computation for Low-Complexity and High-Speed Implementation
    Wang, Yu
    Zhang, Jin
    Wu, Youlong
    Lyu, Fei
    Luo, Yuanyong
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2024,
  • [37] Low-Complexity and High-Speed Architecture Design Methodology for Complex Square Root
    Suresh Mopuri
    Amit Acharyya
    Circuits, Systems, and Signal Processing, 2021, 40 : 5759 - 5772
  • [38] Low-Complexity and High-Speed Architecture Design Methodology for Complex Square Root
    Mopuri, Suresh
    Acharyya, Amit
    CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 2021, 40 (11) : 5759 - 5772
  • [39] Low-Complexity Shift-LDPC Decoder for High-Speed Communication Systems
    Zhang, Chuan
    Li, Li
    Lin, Jun
    Wang, Zhongfeng
    2008 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS (APCCAS 2008), VOLS 1-4, 2008, : 1636 - +
  • [40] A high-speed low-complexity Reed-Solomon decoder for optical communications
    Lee, H
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2005, 52 (08): : 461 - 465
12345