A Universal Methodology of Complex Number Computation for Low-Complexity and High-Speed Implementation

被引:0
|
作者
Wang, Yu [1 ]
Zhang, Jin [2 ]
Wu, Youlong [2 ]
Lyu, Fei [3 ,4 ]
Luo, Yuanyong [5 ]
机构
[1] Nanjing Xiaozhuang Univ, Sch Elect Engn, Nanjing 211171, Peoples R China
[2] Jinling Inst Technol, Sch Elect & Informat Engn, Nanjing 211169, Peoples R China
[3] Nanjing Univ Aeronaut & Astronaut, Coll Integrated Circuits, Nanjing 211106, Peoples R China
[4] Nanjing Univ, Sch Phys, Nanjing 210093, Peoples R China
[5] Huawei Corp, Dept Turing Architecture Design, Linx Lab, HiSilicon, Shenzhen 518129, Peoples R China
基金
中国国家自然科学基金;
关键词
Hardware; Image segmentation; Software; Neural networks; Costs; Signal processing algorithms; Power demand; Optimization; Merging; Encoding; Piecewise linear (PWL) approximation method; computation for complex numbers; step-by-step truncation; square root calculation of complex numbers; reciprocal calculation of complex numbers; logarithm calculation of complex numbers; SQUARE-ROOT; ARCHITECTURE; DESIGN;
D O I
10.1109/TCSI.2024.3462806
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In complex-valued neural network (CVNN) applications, complex number calculations require high performance rather than high precision. However, most previous studies focused on high-precision approaches, which have low speed and high hardware costs. This paper proposes a universal methodology of complex number computation for low-complexity and high-speed implementation. The proposed methodology is based on the piecewise linear (PWL) method and can be used for different types of complex number computations. Considering that multiplication operations consume considerable resources, multiplication, fused square-add (FSA) and fused multiply-add (FMA) operations are the focus of optimization. The partial products of the square operation are reduced by folding and merging techniques because of their symmetry in the FSA operation. The partial products of the multiplication and FMA operations are reduced via Booth encoding. In addition, the partial products are further reduced by the proposed step-by-step truncation method. The proposed segmenter, which simulates the hardware implementation, automatically divides the nonlinear functions in the complex number computations into the smallest number of segments according to the required precision. The results show that the proposed approach improves performance and reduces hardware costs compared with the state-of-the-art methods for complex number calculations involving square roots, reciprocals and logarithms.
引用
收藏
页数:13
相关论文
共 50 条
  • [1] Low-Complexity and High-Speed Architecture Design Methodology for Complex Square Root
    Suresh Mopuri
    Amit Acharyya
    Circuits, Systems, and Signal Processing, 2021, 40 : 5759 - 5772
  • [2] Low-Complexity and High-Speed Architecture Design Methodology for Complex Square Root
    Mopuri, Suresh
    Acharyya, Amit
    CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 2021, 40 (11) : 5759 - 5772
  • [3] Implementation of a high-speed and low-complexity FFT processor for UWB system
    Qiao Shushan
    Hei Yong
    Wu Bin
    Zhou Yumei
    CHINESE JOURNAL OF ELECTRONICS, 2007, 16 (04): : 623 - 626
  • [4] High-speed low-complexity implementation for data weighted averaging algorithm
    Lee, DH
    Li, CC
    Kuo, TH
    2002 IEEE ASIA-PACIFIC CONFERENCE ON ASIC PROCEEDINGS, 2002, : 283 - 286
  • [5] A Low-Complexity High-Speed QR Decomposition Implementation for MIMO Receivers
    Patel, Dimpesh
    Shabany, Mahdi
    Gulak, P. Glenn
    ISCAS: 2009 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-5, 2009, : 33 - 36
  • [6] Low-complexity high-speed decimation filters
    Gao, YH
    Jia, LH
    Tenhunen, H
    ISIC-99: 8TH INTERNATIONAL SYMPOSIUM ON INTEGRATED CIRCUITS, DEVICES & SYSTEMS, PROCEEDINGS, 1999, : 122 - 125
  • [7] Low-Complexity Methodology for Complex Square-Root Computation
    Mopuri, Suresh
    Acharyya, Amit
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2017, 25 (11) : 3255 - 3259
  • [8] A Fast and Low-Complexity Operator for the Computation of the Arctangent of a Complex Number
    Torres, Vicente
    Valls, Javier
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2017, 25 (09) : 2663 - 2667
  • [9] A high-speed low-complexity VLSI SISO architecture
    Nabipoor, M.
    Khodaian, S. A.
    Sedaghati-Mokhtari, N.
    Fakhraie, S. M.
    Jamali, S. H.
    2006 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS, 2006, : 1512 - +
  • [10] Research and implementation of high-speed and low-complexity reconfigurable L& R algorithm
    Hu W.
    Wang Z.
    Mei R.
    Chen X.
    Xi Tong Gong Cheng Yu Dian Zi Ji Shu/Systems Engineering and Electronics, 2022, 44 (05): : 1685 - 1693